

#### RC192xx

PCIe Gen5/6 2-Input Clock Mux Family with LOS

The RC192xx (RC19202, RC19204, RC19208, RC19216) are ultra-high performance clock muxes supporting PCle Gen5 and Gen6. They provide a Loss-Of-Signal (LOS) output for system monitoring and redundancy. The devices also incorporate Power Down Tolerance (PDT), Flexible Power Sequencing (FPS), and Automatic Clock Parking (ACP) features to insure good behavior under abnormal system conditions. They can drive both source-terminated and double-terminated loads up to 400MHz. The CLKIN inputs also support either HCSL or LVDS signaling levels, making the devices ideal for LVDS to HCSL level translation. The excellent phase jitter and PNSR performance make the RC192xx well suited for network applications.

#### **Applications**

- Cloud/High-performance Computing
- nVME Storage
- Networking
- Accelerators

#### **Key Specifications**


- PCIe Gen5 additive phase jitter: 7fs RMS
- PCIe Gen6 additive phase jitter: 4fs RMS
- DB2000Q additive phase jitter: 9fs RMS
- 12kHz-20MHz additive phase jitter: 37fs RMS at 156.25MHz
- 1MHz to 400MHz operation with ACP disabled
- 25MHz to 400MHz operation with ACP enabled

#### **Features**

- 2, 4, 8, or 16 Low-Power (LP) HCSL outputs saves up to 64 resistors
- 2:N or 2 x 1:N/2 modes (N is number of outputs)
- 85Ω or 100Ω output impedance
- Outputs drive both source-terminated and doubleterminated loads
- Open-drain LOS output
- FPS allows inputs and clocks to be applied before power is applied or power to be applied with no input clock
- ACP cleanly parks outputs in low/low state when selected input clock is lost
- Spread-spectrum tolerant
- Up to 8 output enable pins
- Selectable 4-wire Side-Band-Interface (SBI) for hardware output enable (RC19208, RC19216)
- SMBus write protection features (RC19216)
- CLKIN pins directly support HCSL or LVDS signaling levels
- 3 × 3 mm 20-VFQFPN to 6 × 6 mm 80-GQFN packages

### **PCIe Clocking Architectures**

- Common Clocked (CC)
- Independent Reference (IR) with and without spread spectrum



CLKSEL_tri	0	1	M	
Bank 0	CLKIN0	CLKIN1	CLKIN0	
Bank 1	CLKIN0	CLKIN1	CLKIN1	

Figure 1. Simplified Block Diagram and Mux Logic

# **Contents**


1.	Pin Ir	nformatio	on	3					
	1.1	Signal T	ypes	3					
	1.2	RC1921	6/RC19208 Block Diagram	3					
	1.3	RC1921	6 Pin Assignments	4					
	1.4	RC1921	6 Pin Descriptions	4					
	1.5	RC1920	8 Pin Assignments	8					
	1.6 RC19208 Pin Descriptions								
	1.7	RC1920	4/RC19202 Block Diagram	. 11					
	1.8	RC1920	4 Pin Assignments	. 11					
	1.9	RC1920	4 Pin Descriptions	. 11					
	1.10	RC1920	2 Pin Assignments	. 13					
	1.11	RC1920	2 Pin Descriptions	. 13					
	1.12	OEb Pin	to CLK Output Mapping	. 14					
2.	Spec	ifications	<b>3</b>	. 15					
	2.1		Maximum Ratings						
	2.2		tings						
	2.2 ESD Ratings								
	2.4		Information						
	2.5		Il Characteristics						
		2.5.1	PCIe Phase Jitter						
		2.5.2	Other Phase Jitter						
		2.5.3	Output Frequencies, Startup Time and LOS Timing						
		2.5.4	CLK (LP-HCSL) AC/DC Output Characteristics						
		2.5.5	CLKIN AC/DC Characteristics						
		2.5.6	Skew	. 29					
		2.5.7	I/O Signals	. 30					
		2.5.8	Power Supply Current						
		2.5.9	SMBus Electrical Characteristics	. 33					
3.	Side-	band Inte	erface	. 35					
4.	Test	l nads		36					
5.				. 38					
Э.									
	5.1		Write						
	5.2		Read						
	5.3		ck Functionality (RC19208, RC19216)						
	5.4		Address Selection (RC19208, RC19216)						
	5.5		Register Set (RC19208, RC19216)						
6.	Pack	age Outli	ine Drawings	. 50					
7.	Mark	ing Diagı	rams	. 50					
8.	Orde	ring Info	rmation	. 51					
9.	Revision History 52								

### 1. Pin Information

# 1.1 Signal Types

Term	Description
I	Input
0	Input
OD	Open Drain Output
I/O	Bi-Directional
PD	Pull-down
PU	Pull-up
Z	Tristate
D	Driven
Х	Don't care
SE	Single-ended
DIF	Differential
PWR	3.3 V power
GND	Ground
PDT	Power Down Tolerant: These signals tolerate being driven when the device is powered down (VDD is not present).

## 1.2 RC19216/RC19208 Block Diagram



# 1.3 RC19216 Pin Assignments

	1	2	3	4	5	6	7	8	9	10	11	12	_
Α	GNDSUB	CLKb0	CLK0	CLKb1	CLK1	CLKb2	CLK2	CLKb3	CLK3	CLKb4	CLK4	CLKb5	А
В	ZOUTSEL	VDDCLK_0	NC	OEb_A	NC	OEb_B	NC	SBI_ENQ	VDDCLK_0	NC	SADR_tri1	CLK5	В
С	VDDDIG	NC										CLKb6	С
D	CLKIN0	PWRGD_P WRDNb		RC19216 80-GQFN Connect to EPAD to GND Top View								CLK6	D
Е	CLKINb0	NC										CLKb7	Е
F	SADR_tri0	V DDIN0										CLK7	F
G	CLKIN1	NC										VDDCLK_0	G
Н	CLKINb1	SDATA										LOSb	Н
J	SCLK	VDDIN1										CLKb8	J
K	VDDCLK_1	NC									OEb_E_SBI _IN	CLK8	К
L	CLK15	OEb_H_SBI _OUT	NC	CLKSEL_tri	NC	OEb_G_SH FT_LDb	VDDCLK_1	NC	NC	NC	OEb_F	CLKb9	L
М	CLKb15	CLK14	CLKb14	CLK13	CLKb13	CLK12	CLKb12	CLK11	CLKb11	CLK10	CLKb10	CLK9	М
	1	2	3	4	5	6	7	8	9	10	11	12	

Figure 2. 80-GQFN - Top View

# 1.4 RC19216 Pin Descriptions

Table 1. RC19216 Pin Descriptions

Pin N	umber	Pin Name	Туре	Description	
Α	1	GNDSUB	GND	Ground pin for substrate.	
Α	2	CLKb0	O, DIF	Complementary clock output.	
Α	3	CLK0	O, DIF	True clock output.	
Α	4	CLKb1	O, DIF	Complementary clock output.	
Α	5	CLK1	O, DIF	True clock output.	
Α	6	CLKb2	O, DIF	Complementary clock output.	
Α	7	CLK2	O, DIF	True clock output.	
Α	8	CLKb3	O, DIF	Complementary clock output.	

Table 1. RC19216 Pin Descriptions (Cont.)

Pin Nu	ımber	Pin Name	Туре	Description
Α	9	CLK3	O, DIF	True clock output.
Α	10	CLKb4	O, DIF	Complementary clock output.
Α	11	CLK4	O, DIF	True clock output.
Α	12	CLKb5	O, DIF	Complementary clock output.
В	1	ZOUTSEL	I, SE, PD	Input to select differential output impedance. $0=85\Omega,1=100\Omega$
В	2	VDDCLK_0	PWR	Power supply for clock output bank 0.
В	3	NC	NC	No connect.
В	4	OEb_A	I, SE, PDT, PU	Active low input for enabling output group A. See Table 5 for details.  1 =disable output, 0 = enable output
В	5	NC	NC	No Connect.
В	6	OEb_B	I, SE, PDT, PU	Active low input for enabling output group B. See Table 5 for details.  1 = disable output, 0 = enable output
В	7	NC	NC	No Connect.
В	8	SBI_ENQ	I, SE, PDT, PD	Input that selects function of pins that are multiplexed between OE and SBI functionality. SMBus output enable bits and non-multiplexed OE pins remain functional when SBI is enabled. This pin must be strapped to its desired state. It cannot dynamically change.  0 = SBI is disabled. Multiplexed pins function as output enables.  1 = SBI is enabled. Multiplexed pins function as SBI control pins.
В	9	VDDCLK_0	PWR	Power supply for clock output bank 0.
В	10	NC	NC	No connect.
В	11	SADR_tri1	I, SE, PD, PU	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus Addresses. See the SMBus Address Selection (RC19208, RC19216) table and refer to the tri-level input thresholds in the electrical tables.
В	12	CLK5	O, DIF	True clock output.
С	1	VDDDIG	PWR	Digital power.
С	2	NC	NC	No Connect.
С	11	OEb_C	I, SE, PD, PDT	Active low input for enabling output group B. See Table 5 for details.  0 = enable output, 1 = disable output.
С	12	CLKb6	O, DIF	Complementary clock output.
D	1	CLKIN0	I, DIF	True clock input.
D	2	PWRGD_PWRDNb	I, SE, PDT, PU	Input notifies device to sample latched inputs and start up on first high assertion.  Low enters Power Down Mode, subsequent high assertions exit Power Down  Mode.
D	11	NC	NC	No connect.
D	12	CLK6	O, DIF	True clock output.
Е	1	CLKINb0	I, DIF	Complementary clock input.
E	2	NC	NC	No connect.

Table 1. RC19216 Pin Descriptions (Cont.)

Pin Nu	umber	Pin Name	Туре	Description
E	11	OEb_D_SBI_CLK	I, SE, PD, PDT	Active low input for enabling output group D, or the clock pin for the Side-Band Interface. The function of this pin is controlled by the SBI_EN or SBI_ENQ pin. Refer to the Side-band Interface section and Table 5 for details.  OE mode:  0 = enable output, 1 = disable output.  Side-Band mode: SBI clock input.
Е	12	CLKb7	O, DIF	Complementary clock output.
F	1	SADR_tri0	I, SE, PD, PU	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus Addresses. See the SMBus Address Selection (RC19208, RC19216) table and refer to the tri-level input thresholds in the electrical tables.
F	2	VDDIN0	PWR	Power supply for clock input 0.
F	11	VDDA	PWR	Power supply for analog circuitry.
F	12	CLK7	O, DIF	True clock output.
G	1	CLKIN1	I, DIF	True clock input.
G	2	NC	NC	No connect.
G	11	NC	NC	No connect.
G	12	VDDCLK_0	PWR	Power supply for clock output bank 0.
Н	1	CLKINb1	I, DIF	Complementary clock input.
Н	2	SDATA	I/O, SE, OD, PDT	Data pin for SMBus interface.
Н	11	VDDCLK_1	PWR	Power supply for clock output bank 1.
Н	12	LOSb	O, OD, PDT	Output indicating Loss of Input Signal. This pin is an open drain output and requires an external pull up resistor for proper functionality. A low output on this pin indicates a loss of signal on the input clock.
J	1	SCLK	I, SE, PDT	Clock pin of SMBus interface.
J	2	VDDIN1	PWR	Power supply for clock input 1.
J	11	NC	NC	No connect.
J	12	CLKb8	O, DIF	Complementary clock output.
K	1	VDDCLK_1	PWR	Power supply for clock output bank 1.
K	2	NC	NC	No connect.
К	11	OEb_E_SBI_IN	I, SE, PD, PDT	Active low input for enabling output group E, or the data pin for the Side-Band Interface. The function of this pin is controlled by the SBI_EN or SBI_ENQ pin. Refer to the Side-band Interface section and Table 5 for details.  OE mode:  0 = enable output, 1 = disable output.  Side-Band mode:  SBI shift-register data input.
K	12	CLK8	O, DIF	True clock output.
L	1	CLK15	O, DIF	True clock output.

Table 1. RC19216 Pin Descriptions (Cont.)

Pin Nu	umber	Pin Name	Туре	Description
L	2	OEb_H_SBI_OUT	I/O, SE, PD	Active low input for enabling output group H, or the SBI shift register data output. The function of is this pin is controlled by the SBI_EN or SBI_ENQ pin. Refer to the Side-band Interface section and Table 5 for details. <i>NOTE</i> : This pin is NOT PDT. OE mode:  0 = enable output, 1 = disable output.  Side-Band Mode:  SBI shift register data output.
L	3	NC	NC	No connect.
L	4	CLKSEL_tri	I, SE, PD, PU	Input to select differential input clock 0 or differential input clock 1. This input has an internal pull-up and pull-down resistor to bias a floating pin to the mid-point.  0 = CLKIN0 selected for all outputs.  1 = CLKIN1 selected for all outputs.  M = CLKIN0 goes to bank 0 and CLKIN1 goes to bank 1.
L	5	NC	NC	No connect.
L	6	OEb_G_SHFT_LDb	I, SE, PD, PDT	Active low input for enabling output group 12 or SHFT_LDb pin for the Side-Band Interface. The function of this pin is controlled by the SBI_EN or SBI_ENQ pin. Refer to the Side-band Interface section and Table 5 for details. OE mode with internal pull-up: 0 = enable output, 1 = disable output. Side-Band Mode with internal pull-down: 0 = disable SBI shift register, 1 = enable SBI shift register. A falling edge transfers SBI shift register contents to SBI output control register.
L	7	VDDCLK_1	PWR	Power supply for clock output bank 1.
L	8	NC	NC	No connect.
L	9	NC	NC	No connect.
L	10	NC	NC	No connect.
L	11	OEb_F	I, SE, PD, PDT	Active low input for enabling output group F. Refer to the Table 5 for details.  0 = enable output, 1 = disable output.
L	12	CLKb9	O, DIF	Complementary clock output.
М	1	CLKb15	O, DIF	Complementary clock output.
М	2	CLK14	O, DIF	True clock output.
М	3	CLKb14	O, DIF	Complementary clock output.
М	4	CLK13	O, DIF	True clock output.
М	5	CLKb13	O, DIF	Complementary clock output.
М	6	CLK12	O, DIF	True clock output.
М	7	CLKb12	O, DIF	Complementary clock output.
М	8	CLK11	O, DIF	True clock output.
М	9	CLKb11	O, DIF	Complementary clock output.
М	10	CLK10	O, DIF	True clock output.
М	11	CLKb10	O, DIF	Complementary clock output.
М	12	CLK9	O, DIF	True clock output.
N/A		EPAD	GND	Ground pin.

### 1.5 RC19208 Pin Assignments




Figure 3. 48-VFQFPN - Top View

### 1.6 RC19208 Pin Descriptions

Table 2. RC19208 Pin Descriptions

Pin Number	Pin Name	Туре	Description
1	ZOUTSEL	I, SE, PD	Input to select differential output impedance. $0=85\Omega,1=100\Omega$
2	VDDDIG	PWR	Digital power.
3	PWRGD_PWRDNb	I, SE, PDT, PU	Input notifies device to sample latched inputs and start up on first high assertion.  Low enters Power Down Mode, subsequent high assertions exit Power Down Mode.
4	CLKIN0	I, DIF	True clock input.
5	CLKINb0	I, DIF	Complementary clock input.
6	VDDIN0	PWR	Power supply for clock input 0.
7	SADR_tri0	I, SE, PD, PU	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus Addresses. See the SMBus Address Selection (RC19208, RC19216) table and refer to the tri-level input thresholds in the electrical tables.
8	CLKIN1	I, DIF	True clock input.


Table 2. RC19208 Pin Descriptions (Cont.)

Pin Number	Pin Name	Туре	Description
9	CLKINb1	I, DIF	Complementary clock input.
10	SDATA	I/O, SE, OD, PDT	Data pin for SMBus interface.
11	SCLK	I, SE, PDT	Clock pin of SMBus interface.
12	VDDIN1	PWR	Power supply for clock input 1.
13	VDDCLK_1	PWR	Power supply for clock output bank 1.
14	CLK15	O, DIF	True clock output.
15	CLKb15	O, DIF	Complementary clock output.
16	OEb_H_SBI_OUT	I/O, SE, PD	Active low input for enabling output group H, or the SBI shift register data output. The function of is this pin is controlled by the SBI_EN or SBI_ENQ pin. Refer to the Side-band Interface section for details. <i>Note</i> : This pin is NOT PDT.  OE mode:  0 = enable output, 1 = disable output.  Side-Band Mode:  SBI shift register data output.
17	CLKSEL_tri	I, SE, PD, PU	Input to select differential input clock 0 or differential input clock 1. This input has an internal pull-up and pull-down resistor to bias a floating pin to the mid-point.  0 = CLKIN0 selected for all outputs.  1 = CLKIN1 selected for all outputs.  M = CLKIN0 goes to bank 0 and CLKIN1 goes to bank 1.
18	OEb_G_SHFT_LDb	I, SE, PD, PDT	Active low input for enabling output group 12 or SHFT_LDb pin for the Side-Band Interface. The function of this pin is controlled by the SBI_EN or SBI_ENQ pin. Refer to the Side-band Interface section for details. OE mode with internal pull-up: 0 = enable output, 1 = disable output. Side-Band Mode with internal pull-down: 0 = disable SBI shift register, 1 = enable SBI shift register. A falling edge transfers SBI shift register contents to SBI output control register.
19	CLK12	O, DIF	True clock output.
20	CLKb12	O, DIF	Complementary clock output.
21	VDDCLK_1	PWR	Power supply for clock output bank 1.
22	CLK11	O, DIF	True clock output.
23	CLKb11	O, DIF	Complementary clock output.
24	OEb_F	I, SE, PDT, PD	Active low input for enabling output group F. See the OEb_Assignment registers in Table 30 for output control details.  0 = enable output, 1 = disable output.
25	OEb_E_SBI_IN	I, SE, PD, PDT	Active low input for enabling output group E, or the data pin for the Side-Band Interface. The function of this pin is controlled by the SBI_EN or SBI_ENQ pin. Refer to the Side-band Interface section for details.  OE mode:  0 = enable output, 1 = disable output.  Side-Band mode:  SBI shift-register data input.
26	CLK8	O, DIF	True clock output.

Table 2. RC19208 Pin Descriptions (Cont.)

Pin Number	Pin Name	Type	Description
27	CLKb8	O, DIF	Complementary clock output.
28	VDDCLK_1	PWR	Power supply for clock output bank 1.
29	LOSb	O, OD, PDT	Output indicating Loss of Input Signal. This pin is an open drain output and requires an external pull up resistor for proper functionality. A low output on this pin indicates a loss of signal on the input clock.
30	VDDCLK_0	PWR	Power supply for clock output bank 0.
31	VDDA	PWR	Power supply for analog circuitry.
32	CLK7	O, DIF	True clock output.
33	CLKb7	O, DIF	Complementary clock output.
34	OEb_D_SBI_CLK	I, SE, PD, PDT	Active low input for enabling output group D, or the clock pin for the Side-Band Interface. The function of this pin is controlled by the SBI_EN or SBI_ENQ pin. Refer to the Side-band Interface section for details.  OE mode:  0 = enable output, 1 = disable output.  Side-Band mode: SBI clock input.
35	OEb_C	I, SE, PD, PDT	Active low input for enabling output group C. See the OEb_Assignment registers in Table 30 for output control details.  0 = enable output, 1 = disable output.
36	SADR_tri1	I, SE, PD, PU	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus Addresses. See the SMBus Address Selection (RC19208, RC19216) table and refer to the tri-level input thresholds in the electrical tables.
37	CLK4	O, DIF	True clock output.
38	CLKb4	O, DIF	Complementary clock output.
39	VDDCLK_0	PWR	Power supply for clock output bank 0.
40	CLK3	O, DIF	True clock output.
41	CLKb3	O, DIF	Complementary clock output.
42	SBI_ENQ	I, SE, PD, PDT	Input that selects function of pins that are multiplexed between OE and SBI functionality. SMBus output enable bits and non-multiplexed OE pins remain functional when SBI is enabled. This pin must be strapped to its desired state. It cannot dynamically change.  0 = SBI is disabled. Multiplexed pins function as output enables.  1 = SBI is enabled. Multiplexed pins function as SBI control pins.
43	OEb_B	I, SE, PD, PDT	Active low input for enabling output group B. See the OEb_Assignment registers in Table 30 for output control details.  0 = enable output, 1 = disable output.
44	OEb_A	I, SE, PD, PDT	Active low input for enabling output group A. See the OEb_Assignment registers in Table 30 for output control details.  0 = enable output, 1 = disable output.
45	CLK0	O, DIF	True clock output.
46	CLKb0	O, DIF	Complementary clock output.
47	VDDCLK_0	PWR	Power supply for clock output bank 0.
48	GNDSUB	GND	Ground pin for substrate.
49	EPAD	PWR	Ground.

### 1.7 RC19204/RC19202 Block Diagram



### 1.8 RC19204 Pin Assignments




Figure 4. 28-VFQFPN - Top View

# 1.9 RC19204 Pin Descriptions

Table 3. RC19204 Pin Descriptions

Pin Number	Pin Name	Туре	Description
1	PWRGD_PWRDNb	I, SE, PDT, PU	Input notifies device to sample latched inputs and start up on first high assertion.  Low enters Power Down Mode, subsequent high assertions exit Power Down Mode.
2	CLKIN0	I, DIF	True clock input.
3	CLKINb0	I, DIF	Complementary clock input.
4	VDDIN0	PWR	Power supply for clock input 0.
5	CLKIN1	I, DIF	True clock input.

Table 3. RC19204 Pin Descriptions (Cont.)

Pin Number	Pin Name	Туре	Description
6	CLKINb1	I, DIF	Complementary clock input.
7	VDDIN1	PWR	Power supply for clock input 1.
8	CLKSEL_tri	I, SE, PD, PU	Input to select differential input clock 0 or differential input clock 1. This input has an internal pull-up and pull-down resistor to bias a floating pin to the mid-point.  0 = CLKIN0 selected for all outputs.  1 = CLKIN1 selected for all outputs.  M = CLKIN0 goes to bank 0 and CLKIN1 goes to bank 1.
9	OEb_G	I, SE, PD, PDT	Active low input for enabling output group G. Refer to the Side-band Interface section and Table 5 for details.0 = enable output, 1 = disable output.
10	CLK12	O, DIF	True clock output.
11	CLKb12	O, DIF	Complementary clock output.
12	VDDCLK_1	PWR	Power supply for clock output bank 1.
13	CLK10	O, DIF	True clock output.
14	CLKB10	O, DIF	Complementary clock output.
15	DNC	-	Do not connect anything to this pin.
16	OEb_F	I, SE, PD, PDT	Active low input for enabling output group F. Refer to the Side-band Interface section and Table 5 for details.  0 = enable output, 1 = disable output.
17	LOSb	O, OD, PDT	Output indicating Loss of Input Signal. This pin is an open drain output and requires an external pull up resistor for proper functionality. A low output on this pin indicates a loss of signal on the input clock.
18	VDDA	PWR	Power supply for analog circuitry.
19	OEb_C	I, SE, PD, PDT	Active low input for enabling output group C. Refer to the Side-band Interface section and Table 5 for details.  0 = enable output, 1 = disable output.
20	CLK5	O, DIF	True clock output.
21	CLKb5	O, DIF	Complementary clock output.
22	VDDCLK_0	PWR	Power supply for clock output bank 0.
23	CLK3	O, DIF	True clock output.
24	CLKb3	O, DIF	Complementary clock output.
25	OEb_B	I, SE, PD, PDT	Active low input for enabling output group B. Refer to the Side-band Interface section and Table 5 for details.  0 = enable output, 1 = disable output.
26	VDDDIG	PWR	Digital power.
27	GNDSUB	GND	Ground pin for substrate.
28	ZOUTSEL	I, SE, PD	Input to select differential output impedance. $0=85\Omega,1=100\Omega$
29	EPAD	GND	Connect to ground.

### 1.10 RC19202 Pin Assignments




Figure 5. 20-VFQFPN - Top View

# 1.11 RC19202 Pin Descriptions

Table 4. RC19202 Pin Descriptions

Pin Number	Pin Name	Туре	Description
1	CLKIN0	I, DIF	True clock input.
2	CLKINb0	I, DIF	Complementary clock input.
3	VDDIN0	PWR	Power supply for clock input 0.
4	CLKIN1	I, DIF	True clock input.
5	CLKINb1	I, DIF	Complementary clock input.
6	VDDIN1	PWR	Power supply for clock input 1.
7	CLKSEL_tri	I, SE, PD, PU	Input to select differential input clock 0 or differential input clock 1. This input has an internal pull-up and pull-down resistor to bias a floating pin to the mid-point.  0 = CLKIN0 selected for all outputs.  1 = CLKIN1 selected for all outputs.  M = CLKIN0 goes to bank 0 and CLKIN1 goes to bank 1.
8	VDDCLK_1	PWR	Power supply for clock output bank 1.
9	CLK10	O, DIF	True clock output.
10	CLKb10	O, DIF	Complementary clock output.
11	ZOUTSEL	I, SE, PD	Input to select differential output impedance $0 = 85\Omega$ , $1 = 100\Omega$ .
12	OEb_F	I, SE, PD, PDT	Active low input for enabling output group F. Refer to the Side-band Interface section and Table 5 for details.  0 = enable output, 1 = disable output.
13	LOSb	O, OD, PDT	Output indicating Loss of Input Signal. This pin is an open drain output and requires an external pull up resistor for proper functionality. A low output on this pin indicates a loss of signal on the input clock.
14	VDDA	PWR	Power supply for analog circuitry.

Table 4. RC19202 Pin Descriptions (Cont.)

Pin Number	Pin Name	Туре	Description
15	OEb_C	I, SE, PD, PDT	Active low input for enabling output group C. Refer to the Side-band Interface section and Table 5 for details.  0 = enable output, 1 = disable output.
16	CLK5	O, DIF	True clock output.
17	CLKb5	O, DIF	Complementary clock output.
18	VDDCLK_0	PWR	Power supply for clock output bank 0.
19	VDDDIG	PWR	Digital power.
20	GNDSUB	GND	Ground pin for substrate.
21	EPAD	GND	Connect to ground.

# 1.12 OEb Pin to CLK Output Mapping

Table 5. Output Enable Mapping by Device<sup>[1]</sup>

Device	Pin Name	Default Output Control	Alternate Output Control via SMBus
	OEb_A	0	1
	OEb_B	2	3
	OEb_C	4	5
RC19216	OEb_D_SBI_CLK	6	7
RC19210	OEb_E_SBI_IN	8	9
	OEb_F	10	11
	OEb_G_SHFT_LDb	12	13
	OEb_H_SBI_OUT	14	15
	OEb_A	0	-
	OEb_B	3	-
	OEb_C	4	-
RC19208	OEb_D_SBI_CLK	7	-
RC19200	OEb_E_SBI_IN	8	-
	OEb_F	11	-
	OEb_G_SHFT_LDb	12	-
	OEb_H_SBI_OUT	15	-
	OEb_B	3	-
BC10204	OEb_C	5	-
RC19204	OEb_F	10	-
	OEb_G	12	-
BC10202	OEb_C	5	-
RC19202	OEb_F	10	-

<sup>1.</sup> Assuming Side-Band Interface is not enabled.

# 2. Specifications

# 2.1 Absolute Maximum Ratings

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
$V_{DDx}$	Supply Voltage with respect to Ground	Any VDD pin	-0.5	3.9	V
V <sub>IN</sub>	Input Voltage	[1]	-0.5	3.9	V
V <sub>IN</sub>	Input Voltage	[2]	-0.5	V <sub>DDx</sub> + 0.3	V
I <sub>IN</sub>	Input Current	All SE inputs and CLKIN [2]	-	<u>+</u> 50	mA
	Output Current – Continuous	CLK	-	30	mA
1	Output Current – Continuous	SDATA, SBI_OUT	-	25	mA
lout	Output Current – Surge	CLK	-	60	mA
		SDATA, SBI_OUT	-	50	mA
T <sub>J</sub>	Maximum Junction Temperature	-	-	150	°C
T <sub>S</sub>	Storage Temperature	Storage Temperature	-65	150	°C

<sup>1.</sup> Pins designated Power Down Tolerant (PDT) in the pin description table.

### 2.2 ESD Ratings

Symbol	Parameter	Conditions	Rating	Unit
ESD	Human Body Model	JESD22-A114 (JS-001) Classification	2000	V
LOD	Charged Device Model	JESD22-C101 Classification	500	V

## 2.3 Recommended Operation Conditions

All electrical characteristics are specified over Recommended Operating Conditions unless noted otherwise. All conditions in this table must be met to guarantee device functionality and performance.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
TJ	Maximum Junction Temperature		-	-	125	°C
T <sub>A</sub>	Ambient Operating Temperature		-40	25	105	°C
V <sub>DDx</sub>	Supply Voltage with respect to Ground	Any VDD pin, 3.3V ±10% supply.	2.97	3.3	3.63	V
t <sub>PU</sub>	Power-up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic)	Power-up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic).	0.05	-	5	ms

<sup>2.</sup> Pins not designated Power Down Tolerant (PDT) in the pin description table.

# 2.4 Thermal Information

Package <sup>[1]</sup>	Symbol	Conditions	Typical Value (°C/W)
	$\theta_{Jc}$	Junction to Case	44.2
	$\theta_{Jb}$	Junction to Base	2.4
6 × 6 mm 80-GQFN	$\theta_{JA0}$	Junction to Air, still air	33.1
(2.8 × 2.8 mm Epad)	θ <sub>JA1</sub>	Junction to Air, 1 m/s air flow	29.5
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow	28
	$\theta_{JA5}$	Junction to Air, 5 m/s air flow	27.1
	$\theta_{Jc}$	Junction to Case	28.5
	$\theta_{Jb}$	Junction to Base	3.3
6 × 6 mm 48-VFQFPN	$\theta_{JA0}$	Junction to Air, still air	28.5
(4.2 x 4.2 mm Epad)	$\theta_{JA1}$	Junction to Air, 1 m/s air flow	25.4
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow	22.9
	$\theta_{JA5}$	Junction to Air, 5 m/s air flow	21.8
	$\theta_{Jc}$	Junction to Case	45.3
	$\theta_{Jb}$	Junction to Base	2.2
4 × 4 mm 28-VFQFPN	$\theta_{JA0}$	Junction to Air, still air	36.3
(2.6 × 2.6 mm Epad)	θ <sub>JA1</sub>	Junction to Air, 1 m/s air flow	32.7
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow	31.0
	$\theta_{JA5}$	Junction to Air, 5 m/s air flow	30.0
	$\theta_{Jc}$	Junction to Case	96.3
	$\theta_{Jb}$	Junction to Base	20.4
3 × 3 mm 20-VFQFPN	$\theta_{JA0}$	Junction to Air, still air	54.8
(1.65 × 1.65 mm Epad)	$\theta_{JA1}$	Junction to Air, 1 m/s air flow	51.1
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow	47.7
	$\theta_{JA5}$	Junction to Air, 5 m/s air flow	46.2

<sup>1.</sup> Epad soldered to board.

#### 2.5 Electrical Characteristics

#### 2.5.1 PCle Phase Jitter

All PCIe Phase Jitter measurements are made with one input at 100MHz and the other input at 99.75MHz to approximate the impact of SSC.

Table 6. PCIe Refclk Phase Jitter (CLKSEL\_tri = 0 or 1, Unselected CLKIN Off) - Normal Conditions[1][2][3][8]

Symbol	Parameter	Conditions	Typical	Maximum	Specification Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCle Gen1 (2.5 GT/s)	521	590	86,000 [6]	fs pk-pk
t		PCle Gen2 Hi Band (5.0 GT/s)	31	35	3,100 [6]	
<sup>t</sup> jphPCleG2-CC		PCle Gen2 Lo Band (5.0 GT/s)	9	10	3,000 [6]	
t <sub>jphPCleG3-CC</sub>	Additive PCIe Phase Jitter (Common Clocked Architecture)	PCle Gen3 (8.0 GT/s)	15	17	1,000 [6]	fs RMS
t <sub>jphPCleG4-CC</sub>	(Common Glocked / Wormbostare)	PCle Gen4 (16.0 GT/s) [3][4]	15	17	500 [6]	18 KIVIS
t <sub>jphPCleG5-CC</sub>		PCle Gen5 (32.0 GT/s) [3][5]	6	7	150 <sup>[6]</sup>	
t <sub>jphPCleG6-CC</sub>		PCle Gen6 (64.0 GT/s) [3][5]	3.5	4	100 <sup>[6]</sup>	
t <sub>jphPCleG2-IR</sub>		PCle Gen2 (5.0 GT/s)	40	45		
t <sub>jphPCleG3-IR</sub>		PCle Gen3 (8.0 GT/s)	11	12		
t <sub>jphPCleG4-IR</sub>	Additive PCIe Phase Jitter (IR Architectures)	PCle Gen4 (16.0 GT/s) [3][4]	11	12	[7]	fs RMS
t <sub>jphPCleG5-IR</sub>		PCle Gen5 (32.0 GT/s) [3][5]	9	10		
t <sub>jphPCleG6-IR</sub>		PCle Gen6 (64.0 GT/s) [3][5]	12	13		

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 6.0, Revision 0.9. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. The rms sum of the source jitter and the additive jitter (arithmetic sum for PCle Gen1) must be less than the jitter specification listed.
- 7. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS jitter values; it does not provide specification limits, hence the reference to this footnote in the Limit column. SRIS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- 8. Differential input swing = 1600mV and input slew rate = 3.5V/ns

Table 7. PCIe Refclk Phase Jitter (CLKSEL\_tri = 0 or 1, Unselected CLKIN Off) - Degraded Conditions[1][2][3][8]

Symbol	Parameter	Conditions	Typical	Maximum	Specification Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCle Gen1 (2.5 GT/s)	686	812	86,000 <sup>[6]</sup>	fs pk-pk
+		PCle Gen2 Hi Band (5.0 GT/s)	40	47	3,100 [6]	
tjphPCleG2-CC		PCle Gen2 Lo Band (5.0 GT/s)	11	13	3,000 [6]	
t <sub>jphPCleG3-CC</sub>	Additive PCIe Phase Jitter (Common Clocked Architecture)	PCle Gen3 (8.0 GT/s)	19	23	1,000 <sup>[6]</sup>	fs RMS
t <sub>jphPCleG4-CC</sub>	(Germinen Greekea / Hermiestare)	PCIe Gen4 (16.0 GT/s) [3][4]	19	23	500 [6]	15 KIVIO
t <sub>jphPCleG5-CC</sub>		PCIe Gen5 (32.0 GT/s) [3][5]	8	9	150 <sup>[6]</sup>	
t <sub>jphPCleG6-CC</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	5	6	100 <sup>[6]</sup>	
t <sub>jphPCleG2-IR</sub>		PCle Gen2 (5.0 GT/s)	52	60		
t <sub>jphPCleG3-IR</sub>	Additive PCIe Phase Jitter (IR Architectures)	PCle Gen3 (8.0 GT/s)	14	16		
t <sub>jphPCleG4-IR</sub>		PCle Gen4 (16.0 GT/s) [3][4]	14	16	[7]	fs RMS
t <sub>jphPCleG5-IR</sub>		PCIe Gen5 (32.0 GT/s) [3][5]	12	14		
t <sub>jphPCleG6-IR</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	15	18		

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 6.0, Revision 0.9. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. The rms sum of the source jitter and the additive jitter (arithmetic sum for PCle Gen1) must be less than the jitter specification listed.
- 7. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS jitter values; it does not provide specification limits, hence the reference to this footnote in the Limit column. SRIS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- 8. Differential input swing = 800mV and input slew rate = 1.5V/ns

Table 8. PCIe Refclk Phase Jitter (CLKSEL\_tri = 0 or 1, Both CLKIN Running) - Normal Conditions[1][2][3][8]

Symbol	Parameter	Conditions	Typical	Maximum	Specification Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCle Gen1 (2.5 GT/s)	2520	4560	86,000 [6]	fs pk-pk
+		PCIe Gen2 Hi Band (5.0 GT/s)	73	128	3,100 [6]	
<sup>I</sup> jphPCleG2-CC		PCIe Gen2 Lo Band (5.0 GT/s)	116	189	3,000 [6]	
t <sub>jphPCleG3-CC</sub>	Additive PCIe Phase Jitter (Common Clocked Architecture)	PCle Gen3 (8.0 GT/s)	59	98	1,000 <sup>[6]</sup>	f- DMC
t <sub>jphPCleG4-CC</sub>	(Common Clocked / Hormcoldie)	PCIe Gen4 (16.0 GT/s) [3][4]	59	98	500 [6]	fs RMS
t <sub>jphPCleG5-CC</sub>		PCIe Gen5 (32.0 GT/s) [3][5]	18	30	150 <sup>[6]</sup>	
t <sub>jphPCleG6-CC</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	12	21	100 <sup>[6]</sup>	
t <sub>jphPCleG2-IR</sub>		PCle Gen2 (5.0 GT/s)	259	429		
t <sub>jphPCleG3-IR</sub>	Additive PCIe Phase Jitter (IR Architectures)	PCle Gen3 (8.0 GT/s)	82	141		
t <sub>jphPCleG4-IR</sub>		PCIe Gen4 (16.0 GT/s) [3][4]	87	149	[7]	fs RMS
t <sub>jphPCleG5-IR</sub>		PCIe Gen5 (32.0 GT/s) [3][5]	34	55	1	
t <sub>jphPCleG6-IR</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	48	78		

- The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 6.0, Revision 0.9. See the Test
  Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table.
  Equipment noise is removed from all measurements.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. The rms sum of the source jitter and the additive jitter (arithmetic sum for PCle Gen1) must be less than the jitter specification listed.
- 7. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS jitter values; it does not provide specification limits, hence the reference to this footnote in the Limit column. SRIS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- 8. Differential input swing = 800mV and input slew rate = 1.5V/ns

Table 9. PCle Refclk Phase Jitter (CLKSEL\_tri = 0 or 1, Both CLKIN Running) – Degraded Conditions[1][2][3][8]

Symbol	Parameter	Conditions	Typical	Maximum	Specification Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCle Gen1 (2.5 GT/s)	2680	3450	86,000 [6]	fs pk-pk
+		PCIe Gen2 Hi Band (5.0 GT/s)	91	146	3,100 [6]	
tjphPCleG2-CC		PCIe Gen2 Lo Band (5.0 GT/s)	123	154	3,000 [6]	
t <sub>jphPCleG3-CC</sub>	Additive PCIe Phase Jitter (Common Clocked Architecture)	PCIe Gen3 (8.0 GT/s)	64	83	1,000 [6]	fs RMS
t <sub>jphPCleG4-CC</sub>		PCIe Gen4 (16.0 GT/s) [3][4]	64	83	500 <sup>[6]</sup>	- 15 KIVIO
t <sub>jphPCleG5-CC</sub>		PCIe Gen5 (32.0 GT/s) [3][5]	19	26	150 <sup>[6]</sup>	
t <sub>jphPCleG6-CC</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	14	18	100 [6]	
t <sub>jphPCleG2-IR</sub>		PCIe Gen2 (5.0 GT/s)	285	381		
t <sub>jphPCleG3-IR</sub>	Additive PCIe Phase Jitter (IR Architectures)	PCIe Gen3 (8.0 GT/s)	88	112		
t <sub>jphPCleG4-IR</sub>		PCIe Gen4 (16.0 GT/s) [3][4]	93	118	[7]	fs RMS
t <sub>jphPCleG5-IR</sub>		PCIe Gen5 (32.0 GT/s) [3][5]	38	47		
t <sub>jphPCleG6-lR</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	55	76		

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 6.0, Revision 0.9. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. The rms sum of the source jitter and the additive jitter (arithmetic sum for PCle Gen1) must be less than the jitter specification listed.
- 7. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS jitter values; it does not provide specification limits, hence the reference to this footnote in the Limit column. SRIS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- 8. Differential input swing = 800mV and input slew rate = 1.5V/ns

Table 10. PCIe Refclk Phase Jitter (CLKSEL\_tri = M, Both CLKIN Running) - Normal Conditions[1][2][3][8]

Symbol	Parameter	Conditions	Typical	Maximum	Specification Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCle Gen1 (2.5 GT/s)	3570	4790	86,000 [6]	fs pk-pk
4		PCle Gen2 Hi Band (5.0 GT/s)	72	114	3,100 <sup>[6]</sup>	
t <sub>jphPCleG2-CC</sub>		PCIe Gen2 Lo Band (5.0 GT/s)	157	336	3,000 [6]	
t <sub>jphPCleG3-CC</sub>	(Common Clocked Architecture)	PCIe Gen3 (8.0 GT/s)	60	94	1,000 <sup>[6]</sup>	fo DMC
t <sub>jphPCleG4-CC</sub>		PCIe Gen4 (16.0 GT/s) [3][4]	60	94	500 <sup>[6]</sup>	fs RMS
t <sub>jphPCleG5-CC</sub>		PCIe Gen5 (32.0 GT/s) [3][5]	26	62	150 <sup>[6]</sup>	
t <sub>jphPCleG6-CC</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	14	24	100 <sup>[6]</sup>	
t <sub>jphPCleG2-IR</sub>		PCIe Gen2 (5.0 GT/s)	256	398		
t <sub>jphPCleG3-IR</sub>		PCIe Gen3 (8.0 GT/s)	113	157		
t <sub>jphPCleG4-IR</sub>	Additive PCIe Phase Jitter (IR Architectures)	PCIe Gen4 (16.0 GT/s) [3][4]	108	142	[7]	fs RMS
t <sub>jphPCleG5-IR</sub>	F	PCIe Gen5 (32.0 GT/s) [3][5]	38	52		
t <sub>jphPCleG6-IR</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	47	74		

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 6.0, Revision 0.9. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. The rms sum of the source jitter and the additive jitter (arithmetic sum for PCle Gen1) must be less than the jitter specification listed.
- 7. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS jitter values; it does not provide specification limits, hence the reference to this footnote in the Limit column. SRIS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- 8. Differential input swing = 1600mV and input slew rate = 3.5V/ns

Table 11. PCIe Refclk Phase Jitter (CLKSEL\_tri = M, Both CLKIN Running) – Degraded Conditions[1][2][3][8]

Symbol	Parameter	Conditions	Typical	Maximum	Specification Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCle Gen1 (2.5 GT/s)	3640	7860	86,000 [6]	fs pk-pk
4		PCle Gen2 Hi Band (5.0 GT/s)	86	146	3,100 <sup>[6]</sup>	
<sup>t</sup> jphPCleG2-CC		PCIe Gen2 Lo Band (5.0 GT/s)	161	338	3,000 [6]	
t <sub>jphPCleG3-CC</sub>	(Common Clocked Architecture)	PCIe Gen3 (8.0 GT/s)	64	99	1,000 <sup>[6]</sup>	fo DMC
t <sub>jphPCleG4-CC</sub>		PCIe Gen4 (16.0 GT/s) [3][4]	64	99	500 [6]	fs RMS
t <sub>jphPCleG5-CC</sub>		PCIe Gen5 (32.0 GT/s) [3][5]	26	61	150 <sup>[6]</sup>	
t <sub>jphPCleG6-CC</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	15	25	100 <sup>[6]</sup>	-
t <sub>jphPCleG2-IR</sub>		PCIe Gen2 (5.0 GT/s)	278	415		
t <sub>jphPCleG3-IR</sub>		PCIe Gen3 (8.0 GT/s)	116	216		
t <sub>jphPCleG4-IR</sub>	Additive PCIe Phase Jitter (IR Architectures)	PCIe Gen4 (16.0 GT/s) [3][4]	112	196	[7]	fs RMS
t <sub>jphPCleG5-IR</sub>	F	PCIe Gen5 (32.0 GT/s) [3][5]	41	68		
t <sub>jphPCleG6-IR</sub>		PCIe Gen6 (64.0 GT/s) [3][5]	52	78		

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 6.0, Revision 0.9. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. The rms sum of the source jitter and the additive jitter (arithmetic sum for PCle Gen1) must be less than the jitter specification listed.
- 7. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS jitter values; it does not provide specification limits, hence the reference to this footnote in the Limit column. SRIS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- 8. Differential input swing = 800mV and input slew rate = 1.5V/ns

#### 2.5.2 Other Phase Jitter

Table 12. Non-PCle Refclk Phase Jitter (CLKSEL\_tri = 0 or 1, Unselected CLKIN Off) [1][2][3]

Symbol	Parameter	Conditions	Typical	Maximum	Specification Limit	Unit
t	Additive Phase Jitter	100MHz, Intel-supplied filter [3][4]	10	11	80 <sup>[5]</sup>	
<sup>l</sup> jphDB2000Q	Additive Phase Jitter	100MHz, Intel-supplied filter [3][6]	13	15	80 [5]	fs RMS
t	Additive Phase Jitter	156.25MHz (12kHz to 20MHz) [4]	31	35	N/A	io i tivio
<sup>T</sup> jph12k-20M	Additive Phase sitter	156.25MHz (12kHz to 20MHz) [6]	39	45	N/A	

- 1. See Test Loads for test configuration. Measured with one input at 100MHz and the other at 156.25MHz.
- 2. SMA100B used as signal source.
- 3. The RC19xxx devices meet all legacy QPI/UPI specifications by meeting the PCIe and DB2000Q specifications listed in this document.
- 4. Differential input swing = 1600mV and input slew rate = 3.5V/ns
- 5. The rms sum of the source jitter and the additive jitter (arithmetic sum for PCle Gen1) must be less than the jitter specification listed. CLKSEL tri = M is only recommended for PCle applications.
- 6. Differential input swing = 800mV and input slew rate = 1.5V/ns

*Note*: Dual-mode operation (CLKSEL\_tri = M, both CLKIN running) is not recommended for non-PCle applications.

#### 2.5.3 Output Frequencies, Startup Time and LOS Timing

Table 13. Output Frequencies, Startup Time and LOS Timing

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
f	Operating Frequency	Automatic Clock Parking (ACP) Circuit disabled.	1	-	400	MHz
f <sub>OP</sub>	Operating Frequency	Automatic Clock Parking (ACP) Circuit enabled.	25	-	3	IVIITZ
	Ctart up Time	[1]	-	1.2	3	ms
<sup>t</sup> STARTUP	Start-up Time	[2]	-	0.3	1	ms
t <sub>LATOEb</sub>	OEb Latency	OEb assertion/de-assertion CLK start/stop latency. Selected input clock must be running.	4	5	10	clks
t <sub>LOSAssert</sub>	LOS Assert Time	Time from disappearance of selected input clock to LOS assert. [3][4]	-	123	200	ns
t <sub>LOSDeassert</sub>	LOS Deassert Time	Time from appearance of selected input clock to LOS deassert. [2][5]	6	-	9	clks

- 1. Measured from when all power supplies have reached > 90% of nominal voltage to the first stable clock edge on the output. PWRGD\_PGWRDNb tied to VDD in this case.
- 2. VDD stable, measured from de-assertion of PWRGD PWRDNb.
- 3. The clock detect circuit does not qualify the accuracy of the input clock.
- 4. PWRGD\_PWRDNb high. The clock detect circuit will park the outputs in a low/low state within this time.
- 5. PWRGD\_PWRDNb high. The clock detect circuit will drive the outputs to a high/low state within this time and then begin clocking the outputs.

#### 2.5.4 CLK (LP-HCSL) AC/DC Output Characteristics

Table 14. 85Ω CLK AC/DC Characteristics for Source-Terminated 100MHz PCIe [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Specification Limit [2]	Unit
$V_{MAX}$	Absolute Max Voltage Includes 300mV of Overshoot (Vovs) [3][4]	Across all settings in this table at	-	-	1040	1150	
V <sub>MIN</sub>	Absolute Min Voltage Includes -300mV of Undershoot (Vuds) [3][5]	100MHz.	-93	-	-	-300	
$V_{HIGH}$	Voltage High [3]	\/ act to 900m\/	724	827	933	-	mV
$V_{LOW}$	Voltage Low [3]	V <sub>HIGH</sub> set to 800mV.	-88	15	87	-	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3][6][7]	V <sub>HIGH</sub> set to 800mV, scope	333	421	511	250 to 550	
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][6][8]	averaging off.	-	14	88	140	
dv/dt	Slew Rate [9][10]	V <sub>HIGH</sub> set to 800mV, scope averaging on.	2.5	3.0	3.6	2 to 4	V/ns
$\Delta T_{R/F}$	Rise/Fall Matching [3][11]	V <sub>HIGH</sub> set to 800mV.	-	2.7	12.4	20	%
$V_{HIGH}$	Voltage High [3]	\/ act to 000m\/	811	921	1032	-	
$V_{LOW}$	Voltage Low [3]	V <sub>HIGH</sub> set to 900mV.	-56	14	87	-	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3] [6][7]	V <sub>HIGH</sub> set to 900mV, scope	363	455	549	250 to 550	mV
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3] [6][8]	averaging off.	-	15	92	140	•
dv/dt	Slew Rate [9][10]	V <sub>HIGH</sub> set to 900mV, scope averaging on.	2.7	3.2	3.9	2 to 4	V/ns
ΔT <sub>R/F</sub>	Rise/Fall Matching [3][11]	V <sub>HIGH</sub> set to 900mV 5.2 18.0	20	0/			
t <sub>DC</sub>	Output Duty Cycle [9]	V <sub>T</sub> = 0V differential.	49.6	49.9	50.3	45 to 55	- %

- 1. Standard high impedance load with  $C_L$  = 2pF. See Test Loads.
- 2. The specification limits are taken from either the PCIe Base Specification Revision 6.0 or from relevant x86 processor specifications, whichever is more stringent.
- 3. Measured from single-ended waveform.
- 4. Defined as the maximum instantaneous voltage including overshoot.
- 5. Defined as the minimum instantaneous voltage including undershoot.
- 6. Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.
- 7. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 8. Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in VCROSS for any particular system.
- 9. Measured from differential waveform.
- 10. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
- 11. Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75 mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.



Table 15. 100Ω CLK AC/DC Characteristics for Source-Terminated 100MHz PCIe [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Specification Limit [2]	Unit
V <sub>MAX</sub>	Absolute Max Voltage Includes 300mV of Overshoot (Vovs) [3][4]	Across all settings in this table at	-	-	1062	1150	
V <sub>MIN</sub>	Absolute Min Voltage Includes -300mV of Undershoot (Vuds) [3][5]	100MHz.	-139	-	-	-300	
V <sub>HIGH</sub>	Voltage High [3]	V <sub>HIGH</sub> set to 800mV.	734	846	940	-	mV
$V_{LOW}$	Voltage Low [3]	HIGH set to boomv.	-47	29	103	-	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3][6][7]	V <sub>HIGH</sub> set to 800mV, scope	313	413	474	250 to 550	
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][6][8]	averaging off.	-	12	71	140	
dv/dt	Slew Rate <sup>[9][10]</sup>	V <sub>HIGH</sub> set to 800mV, scope averaging on.	2.3	2.9	3.4	2 to 4	V/ns
ΔT <sub>R/F</sub>	Rise/Fall Matching [3][11]	V <sub>HIGH</sub> set to 800mV.	-	5.7	17.9	20	%
V <sub>HIGH</sub>	Voltage High [3]	\/ act to 000m\/	818	943	1051	-	
$V_{LOW}$	Voltage Low [3]	V <sub>HIGH</sub> set to 900mV.	-52	30	112	-	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3][6][7]	V <sub>HIGH</sub> set to 900mV, scope	366	475	539	250 to 550	mV
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][6][8]	averaging off.	-	13	78	140	
dv/dt	Slew Rate [9][10]	V <sub>HIGH</sub> set to 900mV, scope averaging on.	2.6	3.3	3.8	2 to 4	V/ns
ΔT <sub>R/F</sub>	Rise/Fall Matching [3][11]	V <sub>HIGH</sub> set to 900mV.	-	2.5	15.7	20	%
t <sub>DC</sub>	Output Duty Cycle [9]	V <sub>T</sub> = 0V differential.	49.6	50.0	50.3	45 to 55	70

- 1. Standard high impedance load with  $C_L$  = 2pF. See Test Loads.
- 2. The specification limits are taken from either the PCle Base Specification Revision 6.0 or from relevant x86 processor specifications, whichever is more stringent.
- 3. Measured from single-ended waveform.
- 4. Defined as the maximum instantaneous voltage including overshoot.
- 5. Defined as the minimum instantaneous voltage including undershoot.
- 6. Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.
- 7. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 8. Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in VCROSS for any particular system.
- 9. Measured from differential waveform.
- 10. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
- 11. Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75 mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.

Table 16. 85Ω CLK AC/DC Characteristics for Non-PCle Applications, Source-Terminated Loads [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage [2]		702	826	937	
V <sub>OL</sub>	Output Low Voltage [2]		-71	22	115	mV
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]		306	414	517	mv
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][4][5]	V <sub>HIGH</sub> = 800mV,	-	19	104	
t <sub>R</sub>	Rise Time <sup>[2]</sup> V <sub>T</sub> = 20% to 80% of swing	25MHz, 100MHz, 156.25MHz, 312.5MHz.	236	377	535	ps
t <sub>F</sub>	Fall Time [2] V <sub>T</sub> = 20% to 80% of swing		236	382	508	ps
V <sub>OH</sub>	Output High Voltage [2]		766	919	1074	
V <sub>OL</sub>	Output Low Voltage [2]		-87	23	133	mV
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]		355	452	545	IIIV
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][4][5]	V <sub>HIGH</sub> = 900mV,	-	16	81	
t <sub>R</sub>	Rise Time [2] V <sub>T</sub> = 20% to 80% of swing	25MHz, 100MHz, 156.25MHz, 312.5MHz.	231	430	617	ps
t <sub>F</sub>	Fall Time [2] V <sub>T</sub> = 20% to 80% of swing		251	382	511	ps
t <sub>DC</sub>	Output Duty Cycle [6]	Across all settings in this table, $V_T = 0V$ .	47.6	49.8	52.0	%

- 1. Standard high impedance load with  $C_L = 2pF$ . See Test Loads.
- 2. Measured from single-ended waveform.
- 3. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLKb.
- 4. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 5. Defined as the total variation of all crossing voltages of Rising CLK and Falling CLKb. This is the maximum allowed variance in VCROSS for any particular system.
- 6. Measured from differential waveform.

Table 17. 100Ω CLK AC/DC Characteristics for Non-PCle Applications, Source-Terminated Loads [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage [2]		704	834	951	
V <sub>OL</sub>	Output Low Voltage [2]		-69	26	117	mV
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]	V <sub>HIGH</sub> = 800mV, 25MHz, 100MHz, 156.25MHz, 312.5MHz.	328	422	539	
$\Delta V_{CROSS}$	Crossing Voltage (var) [3][4][5]		-	12	83	
t <sub>R</sub>	Rise Time <sup>[2]</sup> V <sub>T</sub> = 20% to 80% of swing		292	414	541	ps
t <sub>F</sub>	Fall Time [2] V <sub>T</sub> = 20% to 80% of swing		255	378	483	ps

Table 17. 100Ω CLK AC/DC Characteristics for Non-PCle Applications, Source-Terminated Loads [1] (Cont.)

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage [2]	V <sub>HIGH</sub> = 900mV, 25MHz, 100MHz, 156.25MHz, 312.5MHz.	764	928	1078	
V <sub>OL</sub>	Output Low Voltage [2]		-85	26	135	\ /
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]		336	472	635	mV
$\Delta V_{CROSS}$	Crossing Voltage (var) [3][4][5]		-	12	65	
t <sub>R</sub>	Rise Time [2] V <sub>T</sub> = 20% to 80% of swing		309	417	546	ps
t <sub>F</sub>	Fall Time [2] V <sub>T</sub> = 20% to 80% of swing		277	389	504	ps
t <sub>DC</sub>	Output Duty Cycle [6]	Across all settings in this table, $V_T = 0V$ .	47.2	49.8	52.1	%

- 1. Standard high impedance load with  $C_L$  = 2pF. See Test Loads.
- 2. Measured from single-ended waveform.
- 3. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLKb.
- 4. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 5. Defined as the total variation of all crossing voltages of Rising CLK and Falling CLKb. This is the maximum allowed variance in VCROSS for any particular system.
- 6. Measured from differential waveform.

Table 18. 85ohm CLK AC/DC Output Characteristics for Non-PCIe Applications, Double-Terminated Loads [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage [2]		400	435	475	
V <sub>OL</sub>	Output Low Voltage [2]		-30	7	45	mV
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]	V <sub>HIGH</sub> = 800mV,	165	208	245	IIIV
$\Delta V_{CROSS}$	Crossing Voltage (var) [3][4][5]	25MHz, 100MHz, 156.25MHz, 312.5MHz.	-	10	45	
t <sub>R</sub>	Rise Time <sup>[2]</sup> V <sub>T</sub> = 20% to 80% of swing	(amplitude is reduced by ~50% due to double termination).	256	357	475	ps
t <sub>F</sub>	Fall Time [2] V <sub>T</sub> = 20% to 80% of swing		198	277	380	ps
V <sub>OH</sub>	Output High Voltage [2]		440	483	525	
V <sub>OL</sub>	Output Low Voltage [2]		-31	8	48	mV
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]	V <sub>HIGH</sub> = 900mV,	180	223	265	IIIV
$\Delta V_{CROSS}$	Crossing Voltage (var) [3][4][5]	25MHz, 100MHz, 156.25MHz, 312.5MHz	-	10	45	
t <sub>R</sub>	Rise Time [2] V <sub>T</sub> = 20% to 80% of swing	(amplitude is reduced by ~50% due to double termination).	300	410	545	ps
t <sub>F</sub>	Fall Time [2] V <sub>T</sub> = 20% to 80% of swing		200	275	370	ps
t <sub>DC</sub>	Output Duty Cycle [6]	Across all settings in this table, $V_T = 0V$ .	49.2	49.8	50.4	%

- 1. Both Tx and Rx are terminated (double-terminated) with CL= 2pF. This reduces amplitude by 50%. See Test Loads.
- 2. Measured from single-ended waveform.
- 3. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLKb.
- 4. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.



- 5. Defined as the total variation of all crossing voltages of Rising CLK and Falling CLKb. This is the maximum allowed variance in VCROSS for any particular system.
- 6. Measured from differential waveform.

Table 19. 100ohm CLK AC/DC Output Characteristics for Non-PCle Applications, Double-Terminated Loads [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage [2]		364	404	444	
V <sub>OL</sub>	Output Low Voltage [2]		-31	7	45	mV
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]	V <sub>HIGH</sub> = 800mV,	159	196	233	IIIV
$\Delta V_{CROSS}$	Crossing Voltage (var) [3][4][5]	25MHz, 100MHz, 156.25MHz, 312.5MHz. (amplitude is reduced by ~50% due to double termination).	-	6	41	İ
t <sub>R</sub>	Rise Time <sup>[2]</sup> V <sub>T</sub> = 20% to 80% of swing		226	344	462	ps
t <sub>F</sub>	Fall Time [2] V <sub>T</sub> = 20% to 80% of swing		165	268	371	ps
V <sub>OH</sub>	Output High Voltage [2]		408	450	492	
V <sub>OL</sub>	Output Low Voltage [2]		-33	7	47	mV
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]	V <sub>HIGH</sub> = 900mV,	177	219	261	mv
$\Delta V_{CROSS}$	Crossing Voltage (var) [3][4][5]	25MHz, 100MHz, 156.25MHz, 312.5MHz	-	7	42	İ
t <sub>R</sub>	Rise Time <sup>[2]</sup> V <sub>T</sub> = 20% to 80% of swing	(amplitude is reduced by ~50% due to double termination).	203	338	473	ps
t <sub>F</sub>	Fall Time [2] V <sub>T</sub> = 20% to 80% of swing		175	270	365	ps
t <sub>DC</sub>	Output Duty Cycle [6]	Across all settings in this table, $V_T = 0V$ .	49.2	49.9	50.5	%

- 1. Both Tx and Rx are terminated (double-terminated) with CL= 2pF. This reduces amplitude by 50%. See Test Loads.
- 2. Measured from single-ended waveform.
- 3. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLKb.
- 4. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 5. Defined as the total variation of all crossing voltages of Rising CLK and Falling CLKb. This is the maximum allowed variance in VCROSS for any particular system.
- 6. Measured from differential waveform.

#### 2.5.5 CLKIN AC/DC Characteristics

Table 20. CLKIN AC/DC Characteristics

Symbol	Parameter	Conditions	Minimum <sup>[1]</sup>	Typical	Maximum	Unit
V <sub>CROSS</sub>	Input Crossover Voltage	-	100	-	1400	mV
V <sub>SWING</sub>	Input Swing	Differential value.	200	-	2000	mV
dv/dt	Input Slew Rate	Measured differentially. [2]	0.6	-	-	V/ns

- 1. See the PCle Phase Jitter tables for values required for performance.
- Measured from -150mV to +150mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be
  monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zerocrossing.




Figure 6. Clock Input Bias Network

#### 2.5.6 Skew

Table 21. Output-to-Output and Input-to-Output Skew [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
Output-to-Output		Any two outputs in the same Bank.	-	20	45	ps
t <sub>SK</sub> Skew [2]	Any two outputs regardless of Bank.	-	35	55	ps	
t	Input-to-Output	Clock in to any output. Double-terminated.	1.1	1.3	1.5	ns
t <sub>PD</sub> Delay [3]		Clock in to any output. Source-terminated.	1.1	1.4	1.7	ns
$\Delta t_{PD}$	Input-to-Output		-	1.2	2	ps/°C

- 1. See Test Loads.
- 2. This parameter is defined in accordance with JEDEC Standard 65.
- 3. Defined as the time between to output rising edge and the input rising edge that caused it.

### 2.5.7 I/O Signals

Table 22. I/O Electrical Characteristics [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>IH</sub>	Input High Voltage [2]	Dilayah aingla andad aanta-liirasita	2	-	VDD + 0.3	V
V <sub>IL</sub>	Input Low Voltage [2]	Bi-level, single-ended control inputs.	-0.3	-	0.8	V
V <sub>IH</sub>	Input High Voltage		2.4	-	VDD + 0.3	V
V <sub>IM</sub>	Input Mid Voltage	Tri-level, single-ended control inputs, SADR_tri[1:0], CLKSEL tri	1.2	-	1.8	V
V <sub>IL</sub>	Input Low Voltage		-0.3	-	0.8	V
V <sub>OH</sub>	Output High Voltage [2]	SBI_OUT, I <sub>OH</sub> = -2mA.	2.4	3.2	VDD + 0.3	V
V <sub>OL</sub>	Output Low Voltage [2]	SBI_OUT, LOSb, I <sub>OL</sub> = 2mA.	-	0.1	0.4	V
		CLKINO, CLKIN1	8	-	12	
		CLKIN0b, CLKIN1b	-1	-	2	
ı	Input Leakage Current,	Single-ended inputs, unless otherwise listed, when internal pull down is enabled. See the pin description of the specific device for details.	26	-	32	
l <sub>IL</sub>	V <sub>IN</sub> = VDD	Single-ended inputs, unless otherwise listed, when internal pull down is disabled. See the pin description of the specific device for details.	-1	-	1	μA
		PWRGD_PWRDNb	1	-	5	
		SADR_tri[1:0], CLKSEL_tri	25	-	34	
	Input Leakage Current, V <sub>IN</sub> = 0V	CLKINO, CLKIN1	-1	-	1	μΑ
		CLKIN0b, CLKIN1b	-11	-	-6	
ı		Single-ended inputs, unless otherwise listed, when internal pull up is enabled. See the pin description of the specific device for details.	-32	-	-22	
I <sub>IL</sub>		Single-ended inputs, unless otherwise listed, when internal pull up is disabled. See the pin description of the specific device for details.	-1	-	1	
		PWRGD_PWRDNb	-30	-26	-22	
		SADR_tri[1:0], CLKSEL_tri	-32	-	-22	
	Pull-up CLK_IN	Value of internal pull-down resistor to ground on CLK_IN0, CLK_IN1	-	53	-	
Rp	Pull-down, CLKINb	Value of internal pull-up resistor to 0.5V on CLK_INb0, CLK_INb1	-	57	-	kΩ
	Pull-up/Pull-down Resistor	Single-ended inputs.	-	120	-	
		SBI_OUT pin.	-	49.9	-	
Zo	Output Impedance [3]	CLKn/CLKnb, ZOUTSEL = 1 (50 $\Omega$ single-ended, 100 $\Omega$ differential).	-	50	-	Ω
		CLKn/CLKnb, ZOUTSEL = 0 (42.5 $\Omega$ single-ended, 85 $\Omega$ differential).	-	42.5	-	
	•	+	•			

<sup>1.</sup> For SCLK and SDATA, see the SMBus Electrical Characteristics table.

<sup>2.</sup> These values are compliant with JESD8C.01.

<sup>3.</sup> Measured from single-ended waveform.

# 2.5.8 Power Supply Current

Table 23. Power Supply Current [1][2]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
		100Ω impedance, source-terminated load, 100MHz.	-	139	151		
		100Ω impedance, receiver-terminated load, 100MHz.	l load, - 181		197		
		100Ω impedance, source-terminated load at maximum output frequency.	-	243	263		
I <sub>DDCLK</sub> [3]	V <sub>DDCLK</sub> Output Supply Current – RC19216	$100\Omega$ impedance, receiver-terminated load at maximum output frequency.	-	292	316	mA	
	Current - NO 19210	$85\Omega$ impedance, source-terminated load, 100MHz.	-	162	176		
		85Ω impedance, receiver-terminated load, 100MHz.	-	174	188		
		$85\Omega$ impedance, source-terminated load at maximum output frequency.	-	280	303		
		$85\Omega$ impedance, receiver-terminated load at maximum output frequency.	-	300	325		
		100Ω impedance, source-terminated load, 100MHz.	-	53	59		
		100Ω impedance, receiver-terminated load, 100MHz.	-	89	97	mA	
		100Ω impedance, source-terminated load at maximum output frequency.	-	95	103		
I <sub>DDCLK</sub> [3]	V <sub>DDCLK</sub> Output Supply Current – RC19208	100Ω impedance, receiver-terminated load at maximum output frequency.	-	143	155		
3332.1		85Ω impedance, source-terminated load, 100MHz.	-	76	83	,	
		85Ω impedance, receiver-terminated load, 100MHz.	-	105	114		
		$85\Omega$ impedance, source-terminated load at maximum output frequency.	-	111	120		
		$85\Omega$ impedance, receiver-terminated load at maximum output frequency.	-	158	171		
		100Ω impedance, source-terminated load, 100MHz.	-	24	30		
		100Ω impedance, receiver-terminated load at 100MHz.	-	44	50		
		100Ω impedance, source-terminated load at maximum output frequency.	-	55	60		
I <sub>DDCLK</sub> [3]	V <sub>DDCLK</sub> Output Supply Current – RC19204	100Ω impedance, receiver-terminated load at maximum output frequency.	-	82	87	mA	
DDOLK	Current – RC 19204	$85\Omega$ impedance, source-terminated load, 100MHz.	-	28	33		
		$85\Omega$ impedance, receiver-terminated load, 100MHz.	-	45	51		
		$85\Omega$ impedance, source-terminated load at maximum output frequency.	-	64	69		
		$85\Omega$ impedance, receiver-terminated load at maximum output frequency.	-	89	94		

Table 23. Power Supply Current [1][2] (Cont.)

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
		100Ω impedance, source-terminated load, 100MHz.	-	17	23	
		100Ω impedance, receiver-terminated load, 100MHz.	-	26	32	
		100Ω impedance, source-terminated load at maximum output frequency.	-	40	45	
I <sub>DDCLK</sub> [3]	V <sub>DDCLK</sub> Output Supply	100Ω impedance, receiver-terminated load at maximum output frequency.	-	51	56	mA
	Current – RC19202	$85\Omega$ impedance, source-terminated load, 100MHz.	-	22	27	
		85Ω impedance, receiver-terminated load, 100MHz.	-	28	33	
		85Ω impedance, source-terminated load at maximum output frequency.	-	46	52	
		85Ω impedance, receiver-terminated load at maximum output frequency.	-	55	60	
-	V <sub>DDDINx</sub> Operating Supply	Input channel not selected, per VDDIN pin.	-	1.4	2.0	
IDDDINx	Current	Input channel selected, per VDDIN pin.	-	12	15	
I <sub>DDDIG</sub>	V <sub>DDD</sub> Operating Supply Current	-	-	0.5	1.0	mA
I <sub>DDA</sub>	V <sub>DDA</sub> Operating Supply Current	Core logic supply, independent of either bank.	-	1.2	2.0	
I <sub>DDCLK_PD</sub>	V <sub>DDCLK_x</sub> Power Down Current	PWRGD_PWRDNb = 0, (does not apply to RC19202)	-	1.4	2.0	
I <sub>DDDIG_PD</sub>	V <sub>DDDIG</sub> Power Down Current	PWRGD_PWRDNb = 0 (does not apply to RC19202)	-	0.8	2.0	mA
I <sub>DDA_PD</sub>	I <sub>DDA_PD</sub> V <sub>DDA</sub> Power Down Current PWRGD_PWRDNb = 0 (does not apply RC19202)		-	1.1	2.0	

<sup>1.</sup> See Test Loads.

<sup>2.</sup> Output voltage set to 800mV.

<sup>3.</sup> All outputs running.

#### 2.5.9 SMBus Electrical Characteristics

Table 24. SMBus DC Electrical Characteristics [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>IH</sub>	High-level Input Voltage for SMBCLK and SMBDAT	-	0.8 VDD	-	-	
V <sub>IL</sub>	Low-level Input Voltage for SMBCLK and SMBDAT	-	-	-	0.3 VDD	V
V <sub>HYS</sub>	Hysteresis of Schmitt Trigger Inputs	-	0.05 VDD	-	-	V
V <sub>OL</sub>	Low-level Output Voltage for SMBCLK and SMBDAT	I <sub>OL</sub> = 46mA.	-	-	0	
I <sub>IN</sub>	Input Leakage Current per Pin -		[2]	-	[2]	μΑ
C <sub>B</sub>	Capacitive Load for each Bus Line	-	-	-	400	pF

- 1.  $V_{OH}$  is governed by the  $V_{PUP}$ , the voltage rail to which the pull-up resistors are connected.
- 2. See I/O Electrical Characteristics table.




Figure 7. SMBus Slave Timing Diagram

**Table 25. SMBus AC Electrical Characteristics** 

Oh al	Double of the second of the se	O a maliki a ma	100kHz Class		400kHz Class		Unit
Symbol	Parameter	Conditions    Minimum   Maximum   Minimum   Maximum		Unit			
f <sub>SMB</sub>	SMBus Operating Frequency	[1]	10	100	10	400	kHz
t <sub>BUF</sub>	Bus free time between STOP and START Condition	-	4.7	-	1.3	-	μs
t <sub>HD:STA</sub>	Hold Time after (REPEATED) START Condition	[2]	4	-	0.6	-	μs
t <sub>SU:STA</sub>	REPEATED START Condition Setup Time	-	4.7	-	0.6	-	μs
t <sub>SU:STO</sub>	STOP Condition Setup Time	-	4	-	0.6	-	μs
t <sub>HD:DAT</sub>	Data Hold Time	[3]	300	-	300	-	ns
t <sub>SU:DAT</sub>	Data Setup Time	-	250	-	100	-	ns
t <sub>TIMEOUT</sub>	Detect SCL_SCLK Low Timeout	[4]	25	35	25	35	ms
t <sub>TIMEOUT</sub>	Detect SDA_nCS Low Timeout	[5]	25	35	25	35	ms
$t_{LOW}$	Clock Low Period	-	4.7	-	1.3	-	μs
t <sub>HIGH</sub>	Clock High Period	[6]	4	50	0.6	50	μs
t <sub>LOW:SEXT</sub>	Cumulative Clock Low Extend Time (slave device)	[7]	N/A. The RC192xx does not extend the clock.			ne clock.	ms
t <sub>LOW:MEXT</sub>	Cumulative Clock Low Extend Time (master device)	[8]	N/A. The RC192xx is not a master device.			levice.	ms
t <sub>F</sub>	Clock/Data Fall Time	[9]	-	300	-	300	ns

Symbol	Parameter	Conditions -	100kHz Class		400kHz Class		Unit
	Faranteter		Minimum	Maximum	Minimum	Maximum	Oill
t <sub>R</sub>	Clock/Data Rise Time	[9]	-	1000	-	300	ns
t <sub>SPIKE</sub>	Noise Spike Suppression Time	[10]	-	-	0	50	ns

- 1. Power must be applied and PWRGD PWRDNb must be a 1 for the SMBus to be active.
- 2. A master shall not drive the clock at a frequency below the minimum f<sub>SMB</sub>. Further, the operating clock frequency shall not be reduced below the minimum value of fSMB due to periodic clock extending by slave devices as defined in Section 5.3.3 of System Management Bus (SMBus) Specification, Version 3.1, dated 19 Mar 2018. This limit does not apply to the bus idle condition, and this limit is independent from the t<sub>LOW: SEXT</sub> and t<sub>LOW: MEXT</sub> limits. For example, if the SMBCLK is high for t<sub>HIGH,MAX</sub>, the clock must not be periodically stretched longer than 1/f<sub>SMB,MIN</sub> t<sub>HIGH,MAX</sub>. This requirement does not pertain to a device that extends the SMBCLK low for data processing of a received byte, data buffering and so forth for longer than 100 μs in a non-periodic way.
- A device must internally provide sufficient hold time for the SMBDAT signal (with respect to the VIH,MIN of the SMBCLK signal) to bridge the undefined region of the falling edge of SMBCLK.
- 4. Slave devices may have caused other slave devices to hold SDA low. This is the maximum time that a device can hold SMBDAT low after the master raises SMBCLK after the last bit of a transaction. A slave device may detect how long SDA is held low and release SDA after the time out period.
- 5. Devices participating in a transfer can abort the transfer in progress and release the bus when any single clock low interval exceeds the value of t<sub>TIMEOUT,MIN</sub>. After the master in a transaction detects this condition, it must generate a stop condition within or after the current data byte in the transfer process. Devices that have detected this condition must reset their communication and be able to receive a new START condition no later than t<sub>TIMEOUT,MAX</sub>. Typical device examples include the host controller, and embedded controller, and most devices that can master the SMBus. Some simple devices do not contain a clock low drive circuit; this simple kind of device typically may reset its communications port after a start or a stop condition. A timeout condition can only be ensured if the device that is forcing the timeout holds the SMBCLK low for t<sub>TIMEOUT,MAX</sub> or longer.
- 6. The device has the option of detecting a timeout if the SMBDATA pin is also low for this time.
- t<sub>HIGH,MAX</sub> provides a simple guaranteed method for masters to detect bus idle conditions. A master can assume that the bus is free if it detects that the clock and data signals have been high for greater than t<sub>HIGH,MAX</sub>.
- 8. t<sub>LOW:MEXT</sub> is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from START-to-ACK, ACK-to-ACK, or ACK-to-STOP. It is possible that a slave device or another master will also extend the clock causing the combined clock low time to be greater than tLOW:MEXT on a given byte. This parameter is measured with a full speed slave device as the sole target of the master.
- 9. The rise and fall time measurement limits are defined as follows:

Rise Time Limits:  $(V_{IL:MAX} - 0.15 \text{ V})$  to  $(V_{IH:MIN} + 0.15 \text{ V})$ 

Fall Time Limits:  $(V_{IH:MIN} + 0.15 \text{ V})$  to  $(V_{IL:MAX} - 0.15 \text{ V})$ 

10. Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.

### 3. Side-band Interface




Figure 8. Side-Band Interface Timing

Table 26. Side-Band Interface AC/DC Electrical Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
t <sub>PERIOD</sub>	Clock Period	Clock period.	40	-	-	ns
t <sub>SETUP</sub>	SHFT Setup Time to Clock	SHFT_LD# high to SBI_CLK rising edge.	10	-	-	ns
t <sub>DSU</sub>	SBI_IN Setup Time	SBI_IN setup to SBI_CLK rising edge. 5		-	-	ns
t <sub>DHOLD</sub>	SBI_IN Hold Time	SBI_IN hold after SBI_CLK rising edge.		-	-	ns
t <sub>CO</sub>	SBI_CLK to SBI_OUT	SBI_CLK rising edge to SBI_OUT valid.	2	-	-	ns
t <sub>SHOLD</sub>	SHFT Hold Time	Hold Time SHFT_LD# hold (high) after SBI_CLK rising edge (SBI_CLK to SHFT_LD# falling edge).		-	-	ns
t <sub>EN/DIS</sub>	Enable/Disable Time	Delay from SHFT_LD# falling edge to next output configuration taking effect. [1]	4	-	12	clocks
t <sub>SLEW</sub>	Slew Rate	SBI_CLK input (between 20% and 80%). <sup>[2]</sup>	0.7	-	6	V/ns

<sup>1.</sup> Refers to the output frequency for the selected clock.

<sup>2.</sup> Control input must be monotonic from 20% to 80% of input swing.

#### 4. Test Loads




Figure 9. AC/DC Test Load for Differential Outputs (Standard PCle Source-Terminated)

Table 27. Parameters for AC/DC Test Load (Standard PCIe Source-Terminated)

ZOUTSEL	Clock Source	Rs (ohms)	Zo (ohms)	L (cm)	C <sub>L</sub> (pF)
0	SMA100B	Internal	85	25.4	2
1	SMA100B	Internal	100	25.4	2




Figure 10. AC/DC Test Load for Differential Outputs (Double-Terminated)

Table 28. Parameters for AC/DC Test Load (Double-Terminated)

ZOUTSEL	Clock Source	Rs (ohms)	Zo (ohms)	L (cm)	C <sub>L</sub> (pF)
0	SMA100B	Internal	85	25.4	2
1	SMA100B	Internal	100	25.4	2




Figure 11. Test Load for PCIe Phase Jitter Measurements

Table 29. Parameters for PCle Gen5 Jitter Measurement

ZOUTSEL	Clock Source	Rs (ohms)	Zo (ohms)	L (cm) <sup>[1]</sup>	C <sub>L</sub> (pF)
0	SMA100B	Internal	85	25.4	2
1	SMA100B	Internal	100	25.4	2

<sup>1.</sup> PCle Gen6 specifies L = 0cm for 32 and 64 GT/s. L = 25.4cm is more conservative.

# 5. General SMBus Serial Interface Information

## 5.1 How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte Location = N
- Renesas clock will acknowledge
- Controller (host) sends the byte count = X
- Renesas clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

Index Block Write Operation								
Controll	Controller (Host)							
Т	starT bit							
Slave A	Address							
WR	WRite							
			ACK					
Beginning	Byte = N							
			ACK					
Data Byte	Count = X							
			ACK					
Beginnin	g Byte N							
			ACK					
0		$\neg$						
0		X Byte	0					
0		é	0					
			0					
Byte N								
			ACK					
Р	stoP bit							

## 5.2 How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte Location = N
- Renesas clock will acknowledge
- · Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte L through Byte X (if X(H) was written to Byte 7)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Inde	x Block Read	Opera	ition
Controller	(Host)		Renesas
Т	starT bit		
Slave Add	ress		
WR	WRite		
			ACK
Beginning By	yte = N		
			ACK
RT	Repeat starT		
Slave Add	ress		
RD	ReaD		
			ACK
			Data Byte Count=X
ACK			
			Beginning Byte N
ACK			
		ę	0
0		X Byte	0
0		×	0
0			
			Byte N + X - 1
N	Not		
Р	stoP bit		

# 5.3 Write Lock Functionality (RC19208, RC19216)

WRITE_LOCK	WRITE_LOCK RW1C	SMBus Write Protect		
0	0	No		
0	1	Yes		

WRITE_LOCK	WRITE_LOCK RW1C	SMBus Write Protect
1	0	Yes
1	1	Yes

# 5.4 SMBus Address Selection (RC19208, RC19216)

Device	Address	Selection		Binary Value								
Device	SADR_TRI1	SADR_TRI0	7	6	5	4	3	2	1	Rd/Wrt	Hex Value	
		0	1	1	0	1	1	0	0	0	D8	
	0	М	1	1	0	1	1	0	1	0	DA	
		1	1	1	0	1	1	1	1	0	DE	Addresses
D040040	М	0	1	1	0	0	0	0	1	0	C2	
RC19216 RC19208		М	1	1	0	0	0	1	0	0	C4	d Ad
		1	1	1	0	0	0	1	1	0	C6	Standard
	1	0	1	1	0	0	1	0	1	0	CA	Sta
		М	1	1	0	0	1	1	0	0	CC	
		1	1	1	0	0	1	1	1	0	CE	

# 5.5 SMBus Register Set (RC19208, RC19216)

Table 30. RC19208 and RC19216 SMBus Register Set

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		CLK7_En	[7]	RW	1	Output Enable	
		CLK6_En	[6]	RW	1	Output Enable	
		CLK5_En	[5]	RW	1	Output Enable	0 = output is
	RC19216	CLK4_En	[4]	RW	1	Output Enable	disabled (low/low)
	OUTPUT_ENABLE_0	CLK3_En	[3]	RW	1	Output Enable	1 = output is enabled
		CLK2_En	[2]	RW	1	Output Enable	- enabled
		CLK1_En	[1]	RW	1	Output Enable	
0		CLK0_En	[0]	RW	1	Output Enable	
		CLK7_En	[7]	RW	1	Output Enable	
		CLK6_En	[6]	RW	0	Output Enable	
		CLK5_En	[5]	RW	0	Output Enable	0 = output is
	RC19208	CLK4_En	[4]	RW	1	Output Enable	disabled (low/low)
	OUTPUT_ENABLE_0	CLK3_En	[3]	RW	1	Output Enable	1 = output is
		CLK2_En	[2]	RW	0	Output Enable	enabled
		CLK1_En	[1]	RW	0	Output Enable	
		CLK0_En	[0]	RW	1	Output Enable	

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		CLK15_En	[7]	RW	1	Output Enable	
		CLK14_En	[6]	RW	1	Output Enable	
		CLK13_En	[5]	RW	1	Output Enable	0 = output is
	RC19216	CLK12_En	[4]	RW	1	Output Enable	disabled (low/low)
	OUTPUT_ENABLE_1	CLK11_En	[3]	RW	1	Output Enable	1 = output is
		CLK10_En	[2]	RW	1	Output Enable	enabled
		CLK9_En	[1]	RW	1	Output Enable	
4		CLK8_En	[0]	RW	1	Output Enable	
1		CLK15_En	[7]	RW	1	Output Enable	
		CLK14_En	[6]	RW	0	Output Enable	
		CLK13_En	[5]	RW	0	Output Enable	0 = output is
	RC19208	CLK12_En	[4]	RW	1	Output Enable	disabled (low/low)
	OUTPUT_ENABLE_1	CLK11_En	[3]	RW	1	Output Enable	1 = output is
		CLK10_En	[2]	RW	0	Output Enable	- enabled
		CLK9_En	[1]	RW	0	Output Enable	
		CLK8_En	[0]	RW	1	Output Enable	
2	RESERVED	RESERVED	[7:0]	RO	0	RESERVED	-
		RB_OEb_H	[7]	RO	pin	Status of OEb_H	
		RB_OEb_G	[6]	RO	pin	Status of OEb_G	
		RB_OEb_F	[5]	RO	pin	Status of OEb_F	
2		RB_OEb_E	[4]	RO	pin	Status of OEb_E	0 = pin low 1 = pin high
3	OEb_PIN_READBACK_1	RB_OEb_D	[3]	RO	pin	Status of OEb_D	
		RB_OEb_C	[2]	RO	pin	Status of OEb_C	
		RB_OEb_B	[1]	RO	pin	Status of OEb_B	
		RB_OEb_A	[0]	RO	pin	Status of OEb_A	
		RESERVED	[7]	RW	1	RESERVED	0 = disable, 1 = enable
		RESERVED	[6]	RW	1	RESERVED	0 = disable, 1 = enable
		LOS1b_ACP_ENABLE	[5]	RW	1	Enable bank 1 Automatic Clock parking	0 = disable, 1 = enable
	SBEN_READBACK_	LOS0b_ACP_ENABLE	[4]	RW	1	Enable bank 0 Automatic Clock parking	0 = disable, 1 = enable
4	LOS_CFG	LOS1b_config	[3]	RW	1	LOSb config for bank 1	1 = LOS1b real time, 0 = LOS1b from RW1C sticky bit
		LOS0b_config	[2]	RW	1	LOSb config for bank 0	1 = LOS0b real time, 0 = LOS0b from RW1C sticky bit
		RESERVED	[1]	RW	0	RESERVED	-
		SBI_ENQ_Readback	[0]	RO	pin	Status of SBI_ENQ	0 = pin low 1 = pin high

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		RID	[7:4]	RO	0x0	Revision ID	-
5	VENDOR_REVISION_ID	VID	[3:0]	RO	0x1	Vendor ID, Renesas/IDT/ICS	-
6	DEVICE_ID	DEVICE_ID	[7:0]	RO	See definition	Device ID	RC19216 = 0h30 RC19208 = 0h28
		RESERVED	[7:5]	RW	0x0	RESERVED	-
7	BYTE_COUNT	BC	[4:0]	RW	0x7	Writing to this register configures how many bytes will be read back	-
		Mask7	[7]	RW	0	Masks off Side-band Disable	
		Mask6	[6]	RW	0	Masks off Side-band Disable	
		Mask5	[5]	RW	0	Masks off Side-band Disable	
8	SBI_MASK_0	Mask4	[4]	RW	0	Masks off Side-band Disable	0 = Side-band may disable output
0	SBI_MASK_U	Mask	[3]	RW	0	Masks off Side-band Disable	1 = Side-band may not disable output
		Mask2	[2]	RW	0	Masks off Side-band Disable	
		Mask1	[1]	RW	0	Masks off Side-band Disable	
		Mask0	[0]	RW	0	Masks off Side-band Disable	
		Mask15	[7]	RW	0	Masks off Side-band Disable	
		Mask14	[6]	RW	0	Masks off Side-band Disable	
		Mask13	[5]	RW	0	Masks off Side-band Disable	
9	SBI_MASK_1	Mask2	[4]	RW	0	Masks off Side-band Disable	0 = Side-band may disable output
3	OBI_W/VOIN_I	Mask11	[3]	RW	0	Masks off Side-band Disable	1 = Side-band may not disable output
		Mask10	[2]	RW	0	Masks off Side-band Disable	
		Mask9	[1]	RW	0	Masks off Side-band Disable	
		Mask8	[0]	RW	0	Masks off Side-band Disable	

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition	
		RESERVED	[7:6]	RW	0x0	RESERVED	-	
10	CLOCK_SELECT	CLKSEL<1:0>	[5:4]	RW	0x0 0x0	Clock source select	00 = both bank from CLKIN0 01 = bank0 from CLKIN0, bank1 from CLKIN1 10 = invalid 11 = both bank from CLKIN1	
							0 = use CLKSEL pin	
		CLKSEL_CNTRL	[0]	RW	0x0	Select input control from pin or SMB	control 1 = use CLKSEL SMB control	
		SBI_CLK7	[7]	RO	1'b1	Readback of Side-band Disable		
		SBI_CLK6	[6]	RO	1'b1	Readback of Side-band Disable		
		SBI_CLK5	[5]	RO	1'b1	Readback of Side-band Disable	0 = bit low	
11	SBI_READBACK_0	SBI_CLK4	[4]	RO	1'b1	Readback of Side-band Disable		
	OBI_READBAOK_0	SBI_CLK3	[3]	RO	1'b1	Readback of Side-band Disable	1 = bit high	
		SBI_CLK2	[2]	RO	1'b1	Readback of Side-band Disable		
		SBI_CLK1	[1]	RO	1'b1	Readback of Side-band Disable		
		SBI_CLK0	[0]	RO	1'b1	Readback of Side-band Disable		
		SBI_CLK15	[7]	RO	1'b1	Readback of Side-band Disable		
		SBI_CLK14	[6]	RO	1'b1	Readback of Side-band Disable		
		SBI_CLK13	[5]	RO	1'b1	Readback of Side-band Disable		
12	SBI READBACK 1	SBI_CLK12	[4]	RO	1'b1	Readback of Side-band Disable	0 = bit low	
	<u>-</u>	SBI_CLK11	[3]	RO	1'b1	Readback of Side-band Disable	1 = bit high	
		SBI_CLK10	[2]	RO	1'b1	Readback of Side-band Disable		
		SBI_CLK9	[1]	RO	1'b1	Readback of Side-band Disable		
		SBI_CLK8	[0]	RO	1'b1	Readback of Side-band Disable		
13	RESERVED	RESERVED	[7:0]	RW	0	RESERVED	-	

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		CLK7_OEb_En	[7]	RW	0	Output Enable by OEb_D	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK6_OEb_En	[6]	RW	1	Output Enable by OEb_D	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
	RC19216	CLK5_OEb_En	[5]	RW	0	Output Enable by OEb_C	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
14		CLK4_OEb_En	[4]	RW	1	Output Enable by OEb_C	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
17	OEb_ASSIGNMENT_0	CLK3_OEb_En	[3]	RW	0	Output Enable by OEb_B	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK2_OEb_En	[2]	RW	1	Output Enable by OEb_B	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK1_OEb_En	[1]	RW	0	Output Enable by OEb_A	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK0_OEb_En	[0]	RW	1	Output Enable by OEb_A	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		CLK7_OEb_En	[7]	RW	1	Output Enable by OEb_D	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK6_OEb_En	[6]	RW	0	Output Enable by OEb_D	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
	RC19208	CLK5_OEb_En	[5]	RW	0	Output Enable by OEb_C	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
14		CLK4_OEb_En	[4]	RW	1	Output Enable by OEb_C	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
14	OEb_ASSIGNMENT_0	CLK3_OEb_En	[3]	RW	1	Output Enable by OEb_B	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK2_OEb_En	[2]	RW	0	Output Enable by OEb_B	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK1_OEb_En	[1]	RW	0	Output Enable by OEb_A	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK0_OEb_En	[0]	RW	1	Output Enable by OEb_A	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		CLK15_OEb_En	[7]	RW	0	Output Enable by OEb_H	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK14_OEb_En	[6]	RW	1	Output Enable by OEb_H	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK13_OEb_En	[5]	RW	0	Output Enable by OEb_G	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
15	RC19216	CLK12_OEb_En	[4]	RW	1	Output Enable by OEb_G	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
13	OEb_ASSIGNMENT_1	CLK11_OEb_En	[3]	RW	0	Output Enable by OEb_F	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK10_OEb_En	[2]	RW	1	Output Enable by OEb_F	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK9_OEb_En	[1]	RW	0	Output Enable by OEb_E	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK8_OEb_En	[0]	RW	1	Output Enable by OEb_E	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		CLK15_OEb_En	[7]	RW	1	Output Enable by OEb_H	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK14_OEb_En	[6]	RW	0	Output Enable by OEb_H	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK13_OEb_En	[5]	RW	0	Output Enable by OEb_G	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
15	RC19208	CLK12_OEb_En	[4]	RW	1	Output Enable by OEb_G	
10	OEb_ASSIGNMENT_1	CLK11_OEb_En	[3]	RW	1	Output Enable by OEb_F	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK10_OEb_En	[2]	RW	0	Output Enable by OEb_F	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK9_OEb_En	[1]	RW	0	Output Enable by OEb_E	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
		CLK8_OEb_En	[0]	RW	0	Output Enable by OEb_E	0 = output stop by OEb is disabled 1 = output stop by OEb is enabled
16	RESERVED	RESERVED	[7:0]	RW	0	RESERVED	-
17	LPHCSL_AMP_CTRL	AMP_bank1	[7:4]	RW	0x7	Bank1 Output Amplitude Control	0.6V~1V 25mV/step Default = 0.8V
17	EL TIOOL_TANII _OTTLE	AMP_bank0	[3:0]	RW	0x7	Bank0 Output Amplitude Control	0.6V~1V 25mV/step Default = 0.8V

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		RESERVED	[7:4]	RW	0	RESERVED	-
		PD_RESTOREb	[3]	RW	1	Save Configuration in Power Down	0 = Config Cleared 1 = Config Saved
	PD_RESTORE_LOSb_	SDATA_time_out_ enable	[2]	RW	1	Enable SMB time out monitoring of SDATA	0 = disable SDATA time out 1 = enable SDATA time out
18	ENABLE	LOS1b_RB	[1]	RO	1'bX	Real-time read back of bank 1 loss detect block output	0 = LOS event detected 1 = NO LOS event detected.
		LOS0b_RB	[0]	RO	1'bX	Real-time read back of bank 0 loss detect block output	0 = LOS event detected 1 = NO LOS event detected.
19	RESERVED	RESERVED	[7:0]	RW	0x7	RESERVED	-
	OUTPUT IMPEDANCE 7_0	CLK7_IMPEDANCE	[7]	RW	Latch	CLK7 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK6_IMPEDANCE	[6]	RW	Latch	CLK6 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK5_IMPEDANCE	[5]	RW	Latch	CLK5 Impedance Select	0 = 85Ω 1 = 100Ω
20		CLK4_IMPEDANCE	[4]	RW	Latch	CLK4 Impedance Select	0 = 85Ω 1 = 100Ω
20		CLK3_IMPEDANCE	[3]	RW	Latch	CLK3 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK2_IMPEDANCE	[2]	RW	Latch	CLK2 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK1_IMPEDANCE	[1]	RW	Latch	CLK1 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK0_IMPEDANCE	[0]	RW	Latch	CLK0 Impedance Select	0 = 85Ω 1 = 100Ω

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		CLK15_IMPEDANCE	[7]	RW	Latch	CLK15 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK14_IMPEDANCE	[6]	RW	Latch	CLK14 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK13_IMPEDANCE	[5]	RW	Latch	CLK13 Impedance Select	0 = 85Ω 1 = 100Ω
21	OUTPUT IMPEDANCE	CLK12_IMPEDANCE	[4]	RW	Latch	CLK12 Impedance Select	0 = 85Ω 1 = 100Ω
21	15_8	CLK11_IMPEDANCE	[3]	RW	Latch	CLK11 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK10_IMPEDANCE	[2]	RW	Latch	CLK10 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK9_IMPEDANCE	[1]	RW	Latch	CLK9 Impedance Select	0 = 85Ω 1 = 100Ω
		CLK8_IMPEDANCE	[0]	RW	Latch	CLK8 Impedance Select	0 = 85Ω 1 = 100Ω
22- 34, 37	RESERVED	RESERVED	-	-	-	RESERVED	RESERVED
	CLKIN CONFIG	RESERVED	[7:4]	RW	0	RESERVED	RESERVED
		AC_IN1	[3]	RW	0	Input is externally AC- coupled, enable receiver bias resistor for CLKIN1.	0 = DC coupled input 1 = AC coupled input
35		Rx_TERM1	[2]	RW	0	Enable termination for CLKIN1	0 = input termination is disabled 1 =input termination is enabled
		AC_IN0	[1]	RW	0	input is AC coupled, enable receiver bias resistor for CLKIN0	0 = DC coupled input 1 = AC coupled input
		Rx_TERM0	[0]	RW	0	Input is externally AC- coupled, enable receiver bias resistor for CLKIN0.	0 = input termination is disabled 1 =input termination is enabled
		RESERVED	[7:1]	RW	0	RESERVED	-
38	WRITE_LOCK	WRITE_LOCK	[0]	RW	0	Non-clearable SMBus Write Lock bit. When written to one, the SMBus control registers cannot be written. This bit can only be cleared by cycling power.	0 = SMBus locked for writing if WRITE_LOCK_ RW1C bit is set 1 = SMBus locked for writing

Table 30. RC19208 and RC19216 SMBus Register Set (Cont.)

Byte	Register	Name	Bit	Туре	Default	Description	Definition
		RESERVED	[7:3]	R/W 1C	0	RESERVED	-
		LOS1_EVT	[2]	R/W 1C	0	LOS1 Event Status When high, indicates that a LOS1 event was detected. Can be cleared by writing a 1 to it.	0 = No LOS1 event detected 1 = LOS1 event detected.
39	WRITE_LOCK_LOS_EVT	LOS0_EVT	[1]	R/W 1C	0	LOS Event Status When high, indicates that a LOS event was detected. Can be cleared by writing a 1 to it.	0 = No LOS event detected 1 = LOS event detected.
		WRITE_LOCK_RW1C	[0]	R/W 1C	0	Clearable SMBus Write Lock bit When written to one, the SMBus control registers cannot be written. This bit may be cleared by writing a 1 to it.	0 = SMBus locked for writing if WRITE_LOCK is set 1 = SMBus locked for writing

## 6. Package Outline Drawings


The package outline drawings are located at the end of this document and are accessible from the Renesas website (see Ordering Information for POD links). The package information is the most current data available and is subject to change without revision of this document.

# 7. Marking Diagrams



#### RC19216 80-GFQN

- · Lines 2 is the part number
- Line 3:
  - "#" denotes the stepping number.
  - "YYWW" denotes the last two digits of the year and the work week the part was assembled.
  - "\$" denotes the mark code.




### **RC19208 48-VFQFPN**

- Lines 1 and 2 are the part number
- Line 3:
  - "#" denotes the stepping number.
  - "YYWW" denotes the last two digits of the year and the work week the part was assembled.
  - "\$" denotes the mark code.

RENESAS RC19204A \$YWW\*\*\*

#### **RC19204 28-VFQFPN**

- Line 2 is the part number
- Line 3:
  - "#" denotes the stepping number.
  - "YYWW" denotes the last two digits of the year and the work week the part was assembled.
  - "\$" denotes the mark code.



### **RC19202 20-VFQFPN**

- Line 1 is the part number
- Line 2 "A" is part of the part number and "\*\*\*" is the sequential code
- I ine 3.
  - "\$" denotes the mark location code.
  - "YWW" denotes the assembly date: "Y" is the last digit of the year and "WW" are the last two digits of work week.

# 8. Ordering Information

Part Number	Carrier Type	Number of Outputs	Output Impedance	Package	Temp. Range	
RC19216AGN6#BD0	Tray	16	Selectable	6 × 6 mm, 0.5mm pitch	-40 to +105°C	
RC19216AGN6#KD0	Tape and Reel (EIA-481-D)		Colodiable	80-GQFN	-40 10 1 100 0	
RC19208AGNA#BB0	Tray	8 Sele	Selectable	6 × 6 mm, 0.4mm pitch	-40 to +105°C	
RC19208AGNA#KB0	Tape and Reel (EIA-481-D)		Delectable	48-VFQFPN		
RC19204AGNL#BB0	Tray	4	Selectable	4 × 4 mm, 0.4mm pitch	-40 to +105°C	
RC19204AGNL#KB0	Tape and Reel (EIA-481-D)	7	Selectable	28-VFQFPN	-40 to 1105 C	
RC19202AGNT#BD0	Tray	2	Selectable	3 × 3 mm, 0.4mm pitch	-40 to +105°C	
RC19202AGNT#KD0	Tape and Reel (EIA-481-D)	2	Geleciable	20-VFQFPN	-40 to +105°C	


# 9. Revision History


Revision	Date	Description
1.05	Nov 17, 2022	Changed t <sub>SLEW</sub> to 6 from 4 in Table 26.
1.04	Oct 17, 2022	<ul> <li>Completed a minor, non-technical update to Table 16.</li> <li>Completed other minor changes</li> </ul>
1.03	July 6, 2022	Corrected labeling of multiplexer inputs in all block diagrams.
1.02	May 4, 2022	Updated the marking information for the RC19202.
1.01	Apr 11, 2022	<ul> <li>Updated Pin Type of all pins beginning with OEb to properly indicate internal pull-down (PD) resistors.</li> <li>Minor reformatting of Pin Descriptions to reduce required space in Pin Description tables and to provide consistency across devices.</li> </ul>
1.00	Feb 24, 2022	Initial release.







Package Code: NHG80P1 80-VFQFPN 6.00 x 6.00 x 0.80 mm Body 0.50mm Pitch PSC-4496-01, Rev 01, Created: Jan 19, 2022









## RECOMMENDED LAND PATTERN


(PCB Top View, NSMD Design)

- 1. JEDEC compatible
- 2. All dimensions are in mm and angles are in degrees
- 3. Use ±0.05 mm tolerance for all other dimensions
- 4. Numbers in ( ) are for reference only

## **Package Outline Drawing**




Package Code:NDG48P2 48-VFQFPN 6.0 x 6.0 x 0.9 mm Body, 0.4mm Pitch PSC-4212-02, Revision: 04, Date Created: Sep 28, 2022





## 28 VFQFPN Package Outline Drawing

4.0 x 4.0 x 0.9 mm Body 0.4mm. Pitch Epad 2.6 mm SQ. NDG28P1, PSC-4249-01, Rev 01, Page 1




- 1. ALL DIMENSION ARE IN MM. ANGLES IN DEGREES.
- 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08 MM.
- 3. WARPAGE SHALL NOT EXCEED 0.10 MM.
- 4. PACKAGE LENGTH/ PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC (S)
- 5. REFER JEDEC MO-220



## 28 VFQFPN Package Outline Drawing

4.0 x 4.0 x 0.9 mm Body 0.4mm. Pitch Epad 2.6 mm SQ. NDG28P1, PSC-4249-01, Rev 01, Page 2



RECOMMENDED LAND PATTERN DIMENSION


- 1. ALL DIMENSION ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN IN NSMD PATTERN ASSUMED.
- 4. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History						
Date Created Rev No. Description						
April 5, 2021	00	Initial Release				
May 20, 2021	01	Remove word "ball" from the description title				



# 20-VFQFPN Package Outline Drawing

3.0 x 3.0 x 0.90 mm, 0.40mm Pitch, 1.65 x 1.65 mm Epad NDG20P2, PSC-4179-02, Rev 01, Page 1




- 1. ALL DIMENSIONS ARE IN MM.
- 2. ALL DIMENSIONIONG AND TOLERANCING CONFORFM TOASME Y14.5-2009
- 3. PIN 1 LOCATION IDENTIFIER IS EITHER BY CHAMFER OR NOTCH



## **20-VFQFPN Package Outline Drawing**

3.0 x 3.0 x 0.90 mm, 0.40mm Pitch, 1.65 x 1.65 mm Epad NDG20P2, PSC-4179-02, Rev 01, Page 2



## RECOMMENDED LAND PATTERN DIMENSION

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

	Package Revision History					
Date Created Rev No. Description						
Sept 13, 2018	Rev 01	Change QFN to VFQFPN				
Mar 30, 2016 Rev 00 Initial Release						

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/