
















UJ4C075033K3S



Part Number	Package	Marking
UJ4C075033K3S	TO-247-3L	UJ4C075033K3S







750V-33m Ω SiC FET

Rev. B, July 2021

Description

The UJ4C075033K3S is a 750V, $33m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance $R_{DS(on)}$: $33m\Omega$ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 71nC
- Low body diode V_{FSD}: 1.26V
- ◆ Low gate charge: Q_G = 37.8nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		750	V
Cata assumptions	V	DC	-20 to +20	V
Gate-source voltage	V _{GS}	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹	1	T _C = 25°C	47	Α
Continuous drain current	I _D	T _C =100°C	35	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	140	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.4A	43	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \leq 500V$	200	V/ns
Power dissipation	P _{tot}	T _C = 25°C	242	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T _L		250	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.48	0.62	°C/W

Rev. B, July 2021













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Offics
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	750			V
Total drain leakage current		V _{DS} =750V, V _{GS} =0V, T _I =25°C		2	20	μΑ
	I _{DSS}	V _{GS} =0V, T _J =175°C		20		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	± 20	μА
Drain-source on-resistance	R _{DS(on)}	V_{GS} =12V, I_{D} =30A, T_{J} =25°C		33	41	
		V _{GS} =12V, I _D =30A, T _J =125°C		57		mΩ
		V _{GS} =12V, I _D =30A, T _J =175°C		75		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_D =10mA	4	4.8	6	V
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C = 25°C			47	Α
Diode pulse current ²	I _{S,pulse}	T _C = 25°C			140	А
Forward voltage	V_{FSD}	V _{GS} =0V, I _S =15A, T _J =25°C		1.26	1.42	V
		V _{GS} =0V, I _S =15A, T _J =175°C		1.59		
Reverse recovery charge	Q _{rr}	V_R =400V, I_S =30A, V_{GS} =0V, R_{G_EXT} =5 Ω		71		nC
Reverse recovery time	t _{rr}	di/dt=1600A/μs, Τ _J =25°C		11.5		ns
Reverse recovery charge	Q _{rr}	V_R =400V, I_S =30A, V_{GS} =0V, R_{G_EXT} =5 Ω		79		nC
Reverse recovery time	t _{rr}	di/dt=1600A/μs, Τ _J =150°C		12		ns

Datasheet: UJ4C075033K3S Rev. B, July 2021 3















Typical Performance - Dynamic

Parameter	Symbol Test Conditions	Value			11.20	
	Symbol	lest Conditions	Min	Тур	Max	Units
Input capacitance	C _{iss}	- V _{DS} =400V, V _{GS} =0V -		1400		
Output capacitance	C _{oss}	f=100kHz		68		pF
Reverse transfer capacitance	C _{rss}	1-100KH2		2.5		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 400V, V _{GS} =0V		83		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 400V, V_{GS} =0V		162		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		6.6		μЈ
Total gate charge	Q_{G}	- V _{DS} =400V, I _D =30A, -		37.8		
Gate-drain charge	Q_{GD}	$V_{DS} = 400 \text{ V}, V_{DS} = 50 \text{ A},$ $V_{GS} = 0 \text{ V to } 15 \text{ V}$		8		nC
Gate-source charge	Q_{GS}	VGS 0V to 13V		11.8		
Turn-on delay time	$t_{d(on)}$	Notes 4 and 5,		14		- ns
Rise time	t _r	V _{DS} =400V, I _D =30A, Gate		32		
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		19		
Fall time	t _f	Turn-on $R_{G,EXT}$ =1 Ω , Turn-off $R_{G,EXT}$ =5 Ω ,		9		
Turn-on energy including R _S energy	E _{ON}	inductive Load,		253		μ
Turn-off energy including R _s energy	E _{OFF}	FWD: same device with $V_{GS} = 0V$ and $R_G = 5\Omega$,		52		
Total switching energy	E _{TOTAL}	RC snubber: R_S =15 Ω and		305		
Snubber R _S energy during turn-on	E _{RS_ON}	C _S =100pF,		2.9		
Snubber R _S energy during turn-off	E _{RS_OFF}	T _J =25°C		5.5		
Turn-on delay time	t _{d(on)}	Notes 4 and 5,		12		
Rise time	t _r	V_{DS} =400V, I_D =30A, Gate		35		
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		23		ns
Fall time	t _f	Turn-on $R_{G,EXT} = 1\Omega$, Turn-off $R_{G,EXT} = 5\Omega$,		10		1
Turn-on energy including R _S energy	E _{ON}	inductive Load, FWD: same device with $V_{GS} = 0V$ and $R_G = 5\Omega$, RC snubber: $R_S = 15\Omega$ and		273		
Turn-off energy including R _S energy	E _{OFF}			68		
Total switching energy	E _{TOTAL}			341		μJ
Snubber R _S energy during turn-on	E _{RS_ON}	C _S =100pF,		3		
Snubber R _S energy during turn-off	E _{RS_OFF}	T _J =150°C		5		

^{4.} Measured with the switching test circuit in Figure 35.

^{5.} In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.















Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions	Value			Units
		rest Conditions	Min	Тур	Max	Offits
Turn-on delay time	t _{d(on)}			11		
Rise time	t _r	Note 6, V _{DS} =400V, I _D =30A, Gate		31		ns
Turn-off delay time	$t_{d(off)}$	Driver =0V to +15V,		13		115
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		9		
Turn-on energy including R _S energy	E _{ON}	Turn-off $R_{G,EXT} = 5\Omega$, inductive Load.		225		
Turn-off energy including R _S energy	E _{OFF}	FWD: UJ3D06520TS,		49		
Total switching energy	E _{TOTAL}	RC snubber: $R_S=15\Omega$ and $C_S=100pF$,		274		μЈ
Snubber R_S energy during turn-on	E _{RS_ON}	С _S -100рг, Т _J =25°С		2.6		
Snubber R _S energy during turn-off	E _{RS_OFF}			7		
Turn-on delay time	t _{d(on)}			15		
Rise time	t _r	Note 6, - V _{DS} =400V, I _D =30A, Gate -		31		ns
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		19		115
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$, Turn-		10		
Turn-on energy including R _S energy	E _{ON}	$\begin{array}{c} \text{ off } R_{G,EXT} \! \! = \! 5\Omega, \\ \text{ inductive Load,} \\ \text{FWD: UJ3D06520TS,} \\ \text{RC snubber: } R_S \! \! = \! 15\Omega \text{ and} \\ \\ C_S \! \! = \! 100 \text{pF,} \\ \\ T_J \! \! = \! 150^{\circ}\text{C} \end{array}$		265		
Turn-off energy including R_S energy	E _{OFF}			81		
Total switching energy	E _{TOTAL}			346		μЈ
Snubber R _S energy during turn-on	E _{RS_ON}			2		
Snubber R _S energy during turn-off	E _{RS_OFF}			5		

^{6.} Measured with the switching test circuit in Figure 36.

Rev. B, July 2021



















80 70 60 Drain Current, I_D (A) 50 40 Vgs = 15V30 Vgs = 8V Vgs = 7V20 - Vgs = 6.5V 10 Vgs = 6V 0 0 1 2 3 5 10 Drain-Source Voltage, $V_{DS}(V)$

Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250 μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V

















Tj = -55°C Tj = 25°C Drain Current, I_D (A) Tj = 175°C Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V




Gate-Source Voltage, V_{GS} (V) Vds = 400V - Vds = 500V -5 -10 Gate Charge, Q_G (nC)

Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at I_D = 30A








0 Vgs = - 5V -10 Drain Current, I_D (A) Vgs = 8V -20 -30 -40 -50 -4 -3 0 Drain-Source Voltage, V_{DS} (V)

Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at $T_J = 25$ °C






Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C

Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















50 40 40 20 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_c (°C)

Figure 13. Typical capacitances at f = 100kHz and $V_{GS} = 0V$

Figure 14. DC drain current derating



1 Thermal Impedance, $Z_{\theta JC}$ (°C/W) 0.1 D = 0.5D = 0.3**-** D = 0.1 0.01 - D = 0.05 ···· D = 0.02 -D = 0.01Single Pulse 0.001 1.E-06 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 Pulse Time, t_p (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 20. Clamped inductive switching energy vs. drain current at $V_{DS} = 500V$ and $T_J = 25^{\circ}C$

















16 $V_{GS} = 0V/15V, R_{G_ON} = 1\Omega, R_{G_OFFT} = 5\Omega,$ Device RC snubber: $C_S = 100 \text{pF}$, $R_S = 15 \Omega$, 14 FWD: same device with $V_{GS} = 0V$, $R_G = 5\Omega$ Snubber R_s Energy (µJ) 12 10 8 6 4 Rs_Etot 2 - Rs_Eon Rs_Eoff 0 5 10 15 20 25 30 35 40 45 50 55 0 Drain Current, ID (A)

Figure 21. RC snubber energy loss vs. drain current at $V_{DS} = 400V$ and $T_J = 25^{\circ}C$

Figure 22. RC snubber energy losses vs. drain current at $V_{DS} = 500V$ and $T_J = 25^{\circ}C$






Figure 23. Clamped inductive switching energies vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 30A, and T_J = 25°C

Figure 24. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 30A, and T_I = 25°C

















80 $V_{GS} = 0V/15V, R_{G_{-}ON} = 1\Omega,$ $R_{G OFFT}$ =5 Ω , Device RC snubber: $R_S = 15\Omega$, FWD: same device with Snubber R_S Energy (µJ) 60 $V_{GS} = 0V, R_G = 5\Omega$ - Rs_Etot Rs_Eon 40 Rs_Eoff 20 0 0 200 400 600 800 Snubber Capacitance, C_S (pF)

Figure 25. Clamped inductive switching energies vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 30A, and T_1 = 25°C

Figure 26. RC snubber energy losses vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 30A, and T_J = 25°C






Figure 27. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_{D} = 30A

Figure 28. Clamped inductive switching energy vs. junction temperature at V_{DS} = 500V and I_D = 30A

Datasheet: UJ4C075033K3S Rev. B, July 2021 12


















Figure 29. Clamped inductive switching energy vs. drain current at $V_{DS} = 400V$ and $T_J = 25$ °C




Figure 30. Clamped inductive switching energy vs. drain current at $V_{DS} = 500V$ and $T_J = 25$ °C




Figure 31. RC snubber energy losses vs. drain current at V_{DS} = 400V and T_1 = 25°C




Figure 32. RC snubber energy losses vs. drain current at V_{DS} = 500V and T_1 = 25°C

Rev. B, July 2021



















600 **Etot** Eon 500 **Eoff** Switching Energy (யி) 400 300
$$\begin{split} &V_{GS} = 0V/15V, R_{G_ON} = 1\Omega, R_{G_OFFT} = 5\Omega, \\ &Device RC \ snubber: C_S = 100pF, \quad R_S = 15\Omega, \end{split}$$
200 FWD: UJ3D06520TS 100 0 0 125 25 75 100 150 Junction Temperature, T₁ (°C)

Figure 33. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_D = 30A

Figure 34. Clamped inductive switching energy vs. junction temperature at V_{DS} = 500V and I_D = 30A






Figure 35. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_{BS} = 2.5Ω , C_{BS} =100nF) is used to reduce the power loop high frequency oscillations.

Figure 36. Schematic of the chopper mode switching test circuit. Note, a bus RC snubber (R_{BS} = 2.5 Ω , C_{BS}=100nF) is used to reduce the power loop high frequency oscillations.













Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.

Datasheet: UJ4C075033K3S Rev. B, July 2021 15