
















UJ4SC075009K4S



| Part Number | Package | Marking |
|----------------|-----------|----------------|
| UJ4SC075009K4S | TO-247-4L | UJ4SC075009K4S |







750V-9m Ω SiC FET

Rev. B, July 2021

Description

The UJ4SC075009K4S is a 750V, $9m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-4L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 9mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 322nC
- ◆ Low body diode V_{FSD}: 1.1V
- Low gate charge: Q_G =75nC
- ◆ Threshold voltage V_{G(th)}: 4.5V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- TO-247-4L package for faster switching, clean gate waveforms

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

| Parameter | Symbol | Test Conditions | Value | Units |
|---|------------------|-------------------------|------------|-------|
| Drain-source voltage | V_{DS} | | 750 | V |
| Cata acuma valtaga | V | DC | -20 to +20 | V |
| Gate-source voltage | V _{GS} | AC (f > 1Hz) | -25 to +25 | V |
| Continuous drain current ¹ | 1 | T _C < 61°C | 106 | Α |
| Continuous drain current | I _D | T _C = 100°C | 86 | Α |
| Pulsed drain current ² | I _{DM} | T _C = 25°C | 344 | Α |
| Single pulsed avalanche energy ³ | E _{AS} | $L=15mH, I_{AS} = 5.2A$ | 202 | mJ |
| SiC FET dv/dt ruggedness | dv/dt | $V_{DS} \le 500V$ | 100 | V/ns |
| Power dissipation | P _{tot} | T _C = 25°C | 375 | W |
| Maximum junction temperature | $T_{J,max}$ | | 175 | °C |
| Operating and storage temperature | T_J, T_{STG} | | -55 to 175 | °C |
| Max. lead temperature for soldering, 1/8" from case for 5 seconds | TL | | 250 | °C |

- 1. Limited by bondwires
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$
- 4. Short circuit current is independent of the gate voltage $V_{\text{GS}} > 12V$

Thermal Characteristics

| Parameter | Symbol | Test Conditions | Value | | | Limita |
|--------------------------------------|---------------|-----------------|-------|------|------|--------|
| | | | Min | Тур | Max | Units |
| Thermal resistance, junction-to-case | $R_{	heta$ JC | | | 0.31 | 0.40 | °C/W |

Rev. B, July 2021













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

| Parameter | Symbol | Test Conditions | | Units | | |
|--------------------------------|---------------------|--|-----|-------|------|-------|
| Parameter | | | Min | Тур | Max | Units |
| Drain-source breakdown voltage | BV _{DS} | V_{GS} =0V, I_D =1mA | 750 | | | V |
| Total duain leakage auguent | I _{DSS} | V _{DS} =750V, V _{GS} =0V, T _J =25°C | | 4 | 84 | - μΑ |
| Total drain leakage current | | V _{DS} =750V, V _{GS} =0V, T _J =175°C | | 35 | | |
| Total gate leakage current | I _{GSS} | V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V | | 2 | ±20 | μΑ |
| Drain-source on-resistance | R _{DS(on)} | V_{GS} =12V, I_{D} =70A, T_{J} =25°C | | 9 | 11.5 | |
| | | V _{GS} =12V, I _D =70A, T _J =125°C | | 14.8 | | mΩ |
| | | V_{GS} =12V, I_{D} =70A, T_{J} =175°C | | 19.4 | | |
| Gate threshold voltage | $V_{G(th)}$ | V_{DS} =5V, I_{D} =10mA | 3.5 | 4.5 | 5.5 | V |
| Gate resistance | R_{G} | f=1MHz, open drain | | 2.3 | | Ω |

Typical Performance - Reverse Diode

| Parameter | Symbol | Test Conditions | | Links | | |
|---|----------------------|--|-----|-------|------|-------|
| Parameter | | | Min | Тур | Max | Units |
| Diode continuous forward current ¹ | I _S | T _C < 61°C | | | 106 | Α |
| Diode pulse current ² | I _{S,pulse} | T _C =25°C | | | 344 | Α |
| Forward voltage | V_{FSD} | V _{GS} =0V, I _F =35A, T _J =25°C | | 1.10 | 1.24 | V |
| 1 of ward voltage | * F3D | V _{GS} =0V, I _F =35A, T _J =175°C | | 1.14 | | · · |
| Reverse recovery charge | Q _{rr} | V_R =400V, I_F =70A, V_{GS} =0V, R_{G_EXT} =5 Ω | | 322 | | nC |
| Reverse recovery time | t _{rr} | di/dt=2500A/μs, T _J =25°C | | 29 | | ns |
| Reverse recovery charge | Q _{rr} | V_R =400V, I_F =70A, V_{GS} =0V, R_{G_EXT} =5 Ω | | 365 | | nC |
| Reverse recovery time | t _{rr} | di/dt=2500A/μs, Τ _J =150°C | | 32 | | ns |

Datasheet: UJ4SC075009K4S Rev. B, July 2021 3













Typical Performance - Dynamic

| Parameter | Symbol | Test Condition | Value | | | 11.20 |
|---|---------------------|---|-------|------|-----|----------------|
| | | Test Conditions | Min | Тур | Max | - Units |
| Input capacitance | C_{iss} | V _{DS} =400V, V _{GS} =0V | | 3340 | | |
| Output capacitance | C_{oss} | f=100kHz | | 230 | | pF |
| Reverse transfer capacitance | C_{rss} | | | 1.4 | | |
| Effective output capacitance, energy related | $C_{oss(er)}$ | V_{DS} =0V to 400V, V_{GS} =0V | | 286 | | pF |
| Effective output capacitance, time related | $C_{oss(tr)}$ | V_{DS} =0V to 400V, V_{GS} =0V | | 605 | | pF |
| C _{OSS} stored energy | E _{oss} | V _{DS} =400V, V _{GS} =0V | | 23 | | μЈ |
| Total gate charge | Q_{G} | V _{DS} =400V, I _D =70A, | | 75 | | |
| Gate-drain charge | Q_{GD} | $V_{DS} = -0V \text{ to } 15V$ | | 13 | | nC |
| Gate-source charge | Q_GS | VGS - 0V to 13V | | 22 | | |
| Turn-on delay time | $t_{d(on)}$ | | | 22 | | - ns |
| Rise time | t _r | Notes 5 and 6, V _{DS} =400V, I _D =70A, Gate | | 34 | | |
| Turn-off delay time | t _{d(off)} | Driver =0V to +15V, Turn-on $R_{G,EXT}$ =1.5 Ω , | | 63 | | |
| Fall time | t _f | | | 13 | | |
| Turn-on energy including R _S energy | E _{ON} | Turn-off $R_{G,EXT}$ =5 Ω , inductive Load, FWD: | | 440 | | μЈ |
| Turn-off energy including R _s energy | E _{OFF} | same device with $V_{GS} = 0V$ | | 115 | | |
| Total switching energy | E _{TOTAL} | and $R_G = 5\Omega$, RC snubber: $R_S = 5\Omega$ and $C_S = 560$ pF, $T_1 = 25^{\circ}$ C | | 555 | | |
| Snubber R _S energy during turn-on | E _{RS_ON} | | | 9.2 | | |
| Snubber R _S energy during turn-off | E _{RS_OFF} | | | 42 | | |
| Turn-on delay time | t _{d(on)} | | | 21 | | ns |
| Rise time | t _r | Notes 5 and 6, V _{DS} =400V, I _D =70A, Gate | | 38 | | |
| Turn-off delay time | t _{d(off)} | $V_{DS}\!=\!400V, I_D\!=\!70A, Gate$ $Driver=\!0V to +\!15V,$ $Turn-on R_{G,EXT}\!=\!1.5\Omega,$ $Turn-off R_{G,EXT}\!=\!5\Omega,$ inductive Load, FWD: same device with $V_{GS}=0V$ and $R_G=5\Omega, RC \ snubber:$ $R_S\!=\!5\Omega \ and \ C_S\!=\!560pF,$ $T_J\!=\!150^{\circ}C$ | | 68 | | |
| Fall time | t _f | | | 13 | | |
| Turn-on energy including R _S energy | E _{ON} | | | 539 | | |
| Turn-off energy including R _S energy | E _{OFF} | | | 129 | | |
| Total switching energy | E _{TOTAL} | | | 668 | | <u>.</u> μJ |
| Snubber R _S energy during turn-on | E _{RS_ON} | | | 8.3 | | |
| Snubber R _S energy during turn-off | E _{RS_OFF} | | | 42 | | - |

^{5.} Measured with the switching test circuit in Figure 29.

^{6.} In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.



















250 200 Drain Current, I_D (A) 150 Vgs = 15V - Vgs = 10V 100 Vgs = 8VVgs = 7V - Vgs = 6.5V 50 Vgs = 6V 0 10 0 1 2 Drain-Source Voltage, V_{DS} (V)

Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250 μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 70A



















Tj = -55°C Tj = 25°C Tj = 175°C Drain Current, I_D (A) Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at $V_{DS} = 5V$



Gate-Source Voltage, V_{GS} (V) Vds = 400V- Vds = 500V -5 -20 Gate Charge, Q_G (nC)

Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_D = 10mA

Figure 8. Typical gate charge at $I_D = 70A$





0











-0.5



-- Vgs = - 5V Vgs = 0V -25 Vgs = 5V Drain Current, I_D (A) Vgs = 8V -50 -75 -100 -3 -2.5 -2 -1.5 -1 Drain-Source Voltage, V_{DS} (V)

Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at $T_J = 25$ °C






Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C

Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















120 100 100 80 40 20 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_C (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance





450 400

350 300

250

200

150

100





 $I_{S} = 70A$,

 $di/dt = 2500A/\mu s$,



Vds = 500V

Vds = 400V

100

125

150

175









Figure 17. Safe operation area at $T_C = 25$ °C, D = 0, Parameter t_p






Figure 19. Clamped inductive switching energy vs. drain current at $V_{DS} = 400V$ and $T_J = 25$ °C




Figure 20. Clamped inductive switching energy vs. drain current at $V_{DS} = 500V$ and $T_J = 25$ °C

















100 $V_{GS} = 0V/15V, R_{G_ON} = 1.5\Omega,$ R_{G_OFF} =5 Ω , Device RC snubber: 80 $C_s = 560 \text{pF}, R_s = 5\Omega, \text{FWD: same}$ Snubber R_s Energy (µJ) device with $V_{GS} = 0V$, $R_G = 5\Omega$ Rs_Etot 60 Rs_Eon Rs_Eoff 40 20 0 20 40 60 80 100 0 Drain Current, ID (A)

Figure 21. RC snubber energy loss vs. drain current at $V_{DS} = 400V$ and $T_J = 25^{\circ}C$

Figure 22. RC snubber energy losses vs. drain current at V_{DS} = 500V and T_J = 25°C






Figure 23. Clamped inductive switching energies vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 70A, and T_J = 25°C

Figure 24. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 70A, and T_I = 25°C




















Figure 25. Clamped inductive switching energies vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 70A, and T_J = 25°C

Figure 26. RC snubber energy losses vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 70A, and T_J = 25°C






Figure 27. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_{D} = 70A

Figure 28. Clamped inductive switching energy vs. junction temperature at V_{DS} = 500V and I_{D} = 70A


















Figure 29. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_{BS} = 1Ω , C_{BS} =100nF) is used to reduce the power loop high frequency oscillations.

Applications Information

SiC FETs are enhancement-mode power switches formed by a highvoltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.