














UJ4SC075009B7S



Part Number	Package	Marking
UJ4SC075009B7S	D ² PAK-7L	UJ4SC075009B7S







750V-9m Ω SiC FET

Rev. A, January 2022

Description

The UJ4SC075009B7S is a 750V, $9m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 9mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 338nC
- ◆ Low body diode V_{FSD}: 1.1V
- Low gate charge: Q_G =75nC
- Threshold voltage V_{G(th)}: 4.5V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- D²PAK-7L package for faster switching, clean gate waveforms

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		750	V
Cata aguraga valtaga	\/	DC	-20 to +20	V
Gate-source voltage	V_{GS}	AC (f > 1Hz)	-25 to +25	V
Continuous dusin suument 1		T _C < 61°C	106	Α
Continuous drain current ¹	I _D	T _C = 100°C	86	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	344	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} = 5.2A	202	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \leq 500V$	100	V/ns
Power dissipation	P _{tot}	T _C = 25°C	375	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 1	245	°C

- 1. Limited by bondwires
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions		Limita		
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.31	0.40	°C/W















Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	UIIILS
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	750			V
Total drain leakage current		V_{DS} =750V, V_{GS} =0V, T_{J} =25°C		4	84	μΑ
	I _{DSS}	V _{DS} =750V, V _{GS} =0V, T _J =175°C		35		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		2	±20	μΑ
Drain-source on-resistance	R _{DS(on)}	V_{GS} =12V, I_{D} =70A, T_{J} =25°C		9	11.5	
		V _{GS} =12V, I _D =70A, T _J =125°C		14.8		mΩ
		V _{GS} =12V, I _D =70A, T _J =175°C		19.4		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_D =10mA	3.5	4.5	5.5	V
Gate resistance	R_{G}	f=1MHz, open drain		2.3		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units		
Par ameter			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C < 61°C			106	Α
Diode pulse current ²	I _{S,pulse}	T _C =25°C			344	А
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =35A, T _J =25°C		1.10	1.24	V
		V _{GS} =0V, I _F =35A, T _J =175°C		1.14		- V
Reverse recovery charge	Q _{rr}	V_R =400V, I_F =70A, V_{GS} =0V, R_{G_EXT} =33 Ω		338		nC
Reverse recovery time	t _{rr}	di/dt=2500A/μs, T _J =25°C		29		ns
Reverse recovery charge	Q _{rr}	V_R =400V, I_F =70A, V_{GS} =0V, R_{G_EXT} =33 Ω		375		nC
Reverse recovery time	t _{rr}	di/dt=2500A/μs, Τ _J =150°C		32		ns













Typical Performance - Dynamic

Parameter	Completed	Test Care Pitters	Value			
	Symbol	Test Conditions	Min	Тур	Max	Units
Input capacitance	C_{iss}	V _{DS} =400V, V _{GS} =0V f=100kHz		3340		
Output capacitance	C_{oss}			230		pF
Reverse transfer capacitance	C_{rss}			1.4		
Effective output capacitance, energy related	$C_{oss(er)}$	V _{DS} =0V to 400V, V _{GS} =0V		286		pF
Effective output capacitance, time related	$C_{oss(tr)}$	V_{DS} =0V to 400V, V_{GS} =0V		605		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		23		μЈ
Total gate charge	Q_{G}	V _{DS} =400V, I _D =70A,		75		
Gate-drain charge	Q_{GD}	$V_{DS} = 400 \text{ V}, V_{D} = 700 \text{ A},$ $V_{GS} = 0 \text{ V to } 15 \text{ V}$		13		nC
Gate-source charge	Q_{GS}	VGS - 0 V to 13 V		22		
Turn-on delay time	$t_{d(on)}$			17		- ns
Rise time	t _r	Notes 4 and 5, V_{DS} =400V, I_D =70A, Gate		25		
Turn-off delay time	t _{d(off)}	V_{DS} =400V, I_D =70A, Gate Driver =0V to +15V,		65		
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		14		
Turn-on energy including R _S energy	E _{ON}	Turn-off $R_{G,EXT}$ =5 Ω , inductive Load, FWD:		220		μЈ
Turn-off energy including R _S energy	E _{OFF}	same device with $V_{GS} = 0V$		181		
Total switching energy	E _{TOTAL}	and $R_G = 5\Omega$, RC snubber: $R_S = 5\Omega$ and $C_S = 560$ pF, $T_1 = 25^{\circ}$ C		401		
Snubber R _S energy during turn-on	E _{RS_ON}			13		
Snubber R _S energy during turn-off	E _{RS_OFF}			50		1
Turn-on delay time	t _{d(on)}			18		ns
Rise time	t _r	Notes 4 and 5,		28		
Turn-off delay time	t _{d(off)}	$V_{DS}\!=\!400V, I_{D}\!=\!70A, Gate$ $Driver=\!0V\ to +\!15V,$ $Turn-on\ R_{G,EXT}\!=\!1\Omega,$ $Turn-off\ R_{G,EXT}\!=\!5\Omega,$ inductive Load, FWD: same device with $V_{GS}=0V$ and $R_{G}=5\Omega, RC\ snubber:$ $R_{S}\!=\!5\Omega\ and\ C_{S}\!=\!560pF,$ $T_{J}\!=\!150^{\circ}C$		68		
Fall time	t _f			13		
Turn-on energy including R _S energy	E _{ON}			245		1
Turn-off energy including R _S energy	E _{OFF}			211		-
Total switching energy	E _{TOTAL}			456		μJ
Snubber R _S energy during turn-on	E _{RS_ON}			13		
Snubber R _S energy during turn-off	E _{RS_OFF}			50		-

^{4.} Measured with the switching test circuit in Figure 26.

^{5.} In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.





250











Typical Performance Diagrams



200 Drain Current, I_D (A) 150 Vgs = 15V - Vgs = 10V 100 Vgs = 8VVgs = 7V - Vgs = 6.5V 50 Vgs = 6V 10 0 1 2 Drain-Source Voltage, V_{DS} (V)

Figure 1. Typical output characteristics at $T_J = -55$ °C, tp < 250 μ s

Figure 2. Typical output characteristics at T_J = 25°C, $tp < 250\mu s$






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 70A

















Tj = -55°C Tj = 25°C Tj = 175°C Drain Current, I_D (A) Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at I_D = 70A






0












-- Vgs = - 5V Vgs = 0V -25 **-** Vgs = 5V Drain Current, I_D (A) • Vgs = 8V -50 -75 -100 -3 -2.5 -2 -1.5 -1 -0.5 Drain-Source Voltage, V_{DS} (V)

Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at T_J = 25°C






Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C

Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















120 100 100 80 40 20 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_C (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating



1 Thermal Impedance, Z_{θJC} (°C/W) 0.1 D = 0.5D = 0.30.01 D = 0.02D = 0.01Single Pulse 0.001 1.E-06 1.E-05 1.E-04 1.E-03 1.E-02 Pulse Time, t_p (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_D




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 20. RC snubber energy loss vs. drain current at V_{DS} = 400V and T_J = 25°C



















70 Rs_Eon 60 - Rs_Eoff Snubber R_s Energy (μJ) 50 40 V_{GS} = 0V/15V, Device RC snubber: $C_S = 560 pF$, $R_S = 5\Omega$, FWD: same device with $V_{GS} = 0V$ 30 20 10 0 2 8 10 12 14 16 18 0 External R_G , $R_{G,EXT}(\Omega)$

Figure 21. Clamped inductive switching energy vs. $R_{G,EXT}$ at V_{DS} = 400V, I_{D} = 70A, and T_{J} = 25°C

Figure 22. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = 400V, $I_D = 70A$, and $T_J = 25$ °C






Figure 23. Clamped inductive switching energy vs. Snubber Capacitance Cs at $V_{DS} = 400V$, $I_D = 70A$, and T_J = 25°C

Figure 24. RC snubber energy loss vs. Snubber Capacitance Cs at $V_{DS} = 400V$, $I_D = 70A$, and $T_J = 25$ °C



















Figure 25. Clamped inductive switching energies vs. junction temperature T_J at V_{DS} = 400V, and I_D = 70A

Figure 26. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_{BS} = 1Ω , C_{BS} =100nF) is used to reduce the power loop high frequency oscillations.













Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode. Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.