
















# UF4C120070K3S



Part Number	Package	Marking			
UF4C120070K3S	TO-247-3L	UF4C120070K3S			







## 1200V-72m $\Omega$ SiC FET

Rev. A, April 2022

### Description

The UF4C120070K3S is a 1200V,  $72m\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

#### **Features**

- On-resistance R<sub>DS(on)</sub>: 72mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 72nC
- Low body diode V<sub>FSD</sub>: 1.43V
- ◆ Low gate charge: Q<sub>G</sub> = 37.8nC
- Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3

#### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













# Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		1200	V
Cata aguras valtaga	V <sub>GS</sub>	DC	-20 to +20	V
Gate-source voltage	V GS	AC (f > 1Hz)	-25 to +25	V
Continuous drain current <sup>1</sup>		T <sub>C</sub> = 25°C	27.5	Α
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	20.7	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	83	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =2.2A	36	mJ
SiC FET dv/dt ruggedness	dv/dt	V <sub>DS</sub> ≤ 800V	200	V/ns
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	217	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J, T_{STG}$		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T <sub>L</sub>		250	°C

- 1. Limited by  $T_{J,max}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

### **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			11.20
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.53	0.69	°C/W













# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

# **Typical Performance - Static**

Parameter	Symbol	Test Conditions		Linita		
	Symbol		Min	Тур	Max	- Units
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	1200			V
Total drain leakage current		V <sub>DS</sub> =1200V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		0.4	18	- µА
	I <sub>DSS</sub>	V <sub>DS</sub> =1200V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		10		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	20	μΑ
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_{D}$ =20A, $T_{J}$ =25°C		72	91	
		$V_{GS}$ =12V, $I_{D}$ =20A, $T_{J}$ =125°C		140		mΩ
		$V_{GS}$ =12V, $I_{D}$ =20A, $T_{J}$ =175°C		197		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_D$ =10mA	4	4.8	6	V
Gate resistance	R <sub>G</sub>	f=1MHz, open drain		4.5		Ω

### Typical Performance - Reverse Diode

Parameter	Symbol	Total Constitution		11.20		
		Test Conditions	Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			27.5	Α
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			83	Α
Farmend with the second	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =10A, T <sub>J</sub> =25°C		1.43	1.64	V
Forward voltage		V <sub>GS</sub> =0V, I <sub>F</sub> =10A, T <sub>J</sub> =175°C		2.38		
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =800V, $I_S$ =20A, $V_{GS}$ =0V, $R_G$ =20 $\Omega$ ,		72		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1000A/μs, T <sub>J</sub> =25°C		12		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =800V, $I_S$ =20A, $V_{GS}$ =0V, $R_G$ =20 $\Omega$ ,		110		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1000A/μs, Τ <sub>J</sub> =150°C		23		ns













# Typical Performance - Dynamic

Davasartas	Symbol	Test Conditions		Units		
Parameter	Symbol		Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =800V, V <sub>GS</sub> =0V f=100kHz		1370		
Output capacitance	C <sub>oss</sub>			35		pF
Reverse transfer capacitance	$C_{rss}$	1-100KHZ		2		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 800V, $V_{GS}$ =0V		42		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 800V, $V_{GS}$ =0V		71		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	$V_{DS}$ =800V, $V_{GS}$ =0V		13.4		μJ
Total gate charge	$Q_G$	V <sub>DS</sub> =800V, I <sub>D</sub> =20A,		37.8		
Gate-drain charge	$Q_{GD}$	$V_{DS} = 000V, V_{D} = 20A,$ $V_{GS} = 0V \text{ to } 15V$		9.5		nC
Gate-source charge	$Q_{GS}$	V <sub>GS</sub> = 0 V to 13 V		10		
Turn-on delay time	t <sub>d(on)</sub>	Note 4,		39		
Rise time	t <sub>r</sub>	$V_{DS}$ =800V, $I_D$ =20A, Gate Driver =0V to +15V, $R_{G OFF}$ =50 $\Omega$		12		ns
Turn-off delay time	t <sub>d(off)</sub>			155		
Fall time	t <sub>f</sub>	$R_{G\_ON} = 10\Omega$ , inductive		18		
Turn-on energy	E <sub>ON</sub>	Load, FWD: same device with $V_{GS} = 0V$ and $R_G = 0$		437		
Turn-off energy	E <sub>OFF</sub>	50Ω,		57		μЈ
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =25°C		494		
Turn-on delay time	t <sub>d(on)</sub>	Note 4,		38		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =800V, I <sub>D</sub> =20A, Gate		14		nc
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V, $R_{G\_OFF}$ =50 $\Omega$ $R_{G\_ON}$ =10 $\Omega$ , inductive		162		ns
Fall time	t <sub>f</sub>			21		
Turn-on energy	E <sub>ON</sub>	Load, FWD: same device with $V_{GS} = 0V$ and $R_G =$		540		
Turn-off energy	E <sub>OFF</sub>	50Ω,		145		μЈ
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =150°C		685		

<sup>4.</sup> Measured with the half-bridge mode switching test circuit in Figure 22.













# Typical Performance - Dynamic (continued)

Parameter	C. mala al	Total Constitutions	Value			11.20
	Symbol	Test Conditions	Min	Тур	Max	Units
Turn-on delay time	t <sub>d(on)</sub>			35		
Rise time	t <sub>r</sub>	Note 5 and 6, V <sub>DS</sub> =800V, I <sub>D</sub> =20A, Gate		7.2		ns
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V,		32		115
Fall time	t <sub>f</sub>	$R_{G\_OFF}=1\Omega$		11		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	$R_{G_ON}=5\Omega$ , Snubber: $R_s=10\Omega$ , $C_s=95pF$ ,		457		
Turn-off energy including $R_S$ energy	E <sub>OFF</sub>	inductive Load,		75		
Total switching energy	E <sub>TOTAL</sub>	FWD: same device with V <sub>GS</sub>		532		μЈ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	= 0V and $R_G = 50\Omega$ ,, $T_J = 25^{\circ}C$		5.6		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			5.7		
Turn-on delay time	t <sub>d(on)</sub>			27		
Rise time	t <sub>r</sub>	Note 5 and 6, V <sub>DS</sub> =800V, I <sub>D</sub> =20A, Gate		14		ns
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V,		33		115
Fall time	t <sub>f</sub>	$\begin{array}{c} R_{G\_OFF}{=}1\Omega \\ R_{G\_ON}{=}5\Omega, Snubber: \\ R_{s}{=}10\Omega, C_{s}{=}95pF, \\ inductive Load, \\ FWD: same device with V_{GS} \\ = 0V \ and \ R_{G} = 50\Omega, , \\ T_{J}{=}150^{\circ}C \end{array}$		13		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>			503		
Turn-off energy including $R_S$ energy	E <sub>OFF</sub>			110		
Total switching energy	E <sub>TOTAL</sub>			613		μJ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>			5		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			5.1		

<sup>5.</sup> Measured with the switching test circuit in Figure 23.

<sup>6.</sup> In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.





40









### **Typical Performance Diagrams**





Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J$  = 25°C, tp < 250 $\mu$ s






Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_{D}$  = 20A

















30 Tj = -55°C 25 Tj = 25°C Tj = 175°C Drain Current, I<sub>D</sub> (A) 20 15 10 5 0 2 3 4 5 6 7 Gate-Source Voltage,  $V_{GS}(V)$ 0 1 9 10

Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS} = 5V$ 






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $I_D$  = 20A and  $V_{DS}$ =400V




















Figure 9. 3rd quadrant characteristics at  $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at  $T_J = 25$ °C






Figure 11. 3rd quadrant characteristics at T<sub>J</sub> = 175°C

Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 






















Figure 13. Typical capacitances at f = 100kHz and  $V_{GS} =$ 0V

Figure 14. DC drain current derating



1 Thermal Impedance,  $Z_{\theta JC}$  (°C/W) 0.1 -D = 0.5- D = 0.3 **-** D = 0.1 -D = 0.050.01 ···· D = 0.02 -D = 0.01· Single Pulse 0.001 1.E-06 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 Pulse Time,  $t_p$  (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_p$ 




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 400V and  $T_{J}$  = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature at  $V_{DS}$  = 800V




Figure 20. Clamped inductive switching energies vs.  $R_{G,EXT}$  at  $V_{DS}$  = 800V,  $I_D$  =20A, and  $T_J$  = 25°C


















Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =800V and  $I_{D}$  =20A




Figure 22. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ( $R_S = 2.5\Omega$ ,  $C_S = 100 nF$ ) is used to reduce the power loop high frequency oscillations.




Figure 23. Schematic of the half-bridge mode switching test circuit with device RC snubbers ( $R_{s1}$  = 10 $\Omega$ ,  $C_{s1}$  = 95pF) and a bus RC snubber ( $R_{S}$  = 2.5 $\Omega$ ,  $C_{S}$ =100nF).













### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $C_{oss}$ ), and reverse recovery charge ( $C_{oss}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.