### 2.7 V to $5.5 \mathrm{~V}, 450 \mu \mathrm{~A}$, Rail-to-Rail Output, Quad, 12-116-Bit nanoDACs

## Data Sheet

## FEATURES

Low power, quad nanoDACs
AD5664: 16 bits
AD5624: 12 bits
Relative accuracy: $\pm 12$ LSBs max
Guaranteed monotonic by design
10-lead MSOP and $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP_WD
2.7 V to 5.5 V power supply

Power-on reset to zero
Per channel power-down
Serial interface, up to $50 \mathbf{~ M H z}$

## APPLICATIONS

## Process control

## Data acquisition systems

Portable battery-powered instruments
Digital gain and offset adjustment
Programmable voltage and current sources
Programmable attenuators

## GENERAL DESCRIPTION

The AD5624/AD5664, members of the nanoDAC family, are low power, quad, 12-, 16 -bit buffered voltage-out DACs that operate from a single 2.7 V to 5.5 V supply and are guaranteed monotonic by design.

The AD5624/AD5664 require an external reference voltage to set the output range of the DAC. The device incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V and remains there until a valid write takes place. The devices contain a power-down feature that reduces the current consumption of the device to 480 nA at 5 V and provides software-selectable output loads while in power-down mode.

The low power consumption of these devices in normal operation makes them ideally suited to portable batteryoperated equipment. The power consumption is 2.25 mW at 5 V , going down to $2.4 \mu \mathrm{~W}$ in power-down mode.

The AD5624/AD5664 on-chip precision output amplifier allows rail-to-rail output swing to be achieved.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

The AD5624/AD5664 use a versatile 3-wire serial interface that operates at clock rates up to 50 MHz , and are compatible with standard SPI ${ }^{\oplus}$, QSPI $^{\text {m" }}$, MICROWIRE ${ }^{m "}$, and DSP interface standards.

## PRODUCT HIGHLIGHTS

1. Relative accuracy: $\pm 12$ LSBs maximum.
2. Available in 10 -lead MSOP and 10 -lead, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$, LFCSP_WD.
3. Low power, typically consumes 1.32 mW at 3 V and 2.25 mW at 5 V .
4. Maximum settling time of $4.5 \mu \mathrm{~s}(\mathrm{AD} 5624)$ and $7 \mu \mathrm{~s}$ (AD5664).

Table 1. Related Devices

| Part No. | Description |
| :--- | :--- |
| AD5624R/AD5644R/AD5664R | 2.7 V to 5.5 V quad, 12-, 14-, |
|  | 16-bit DACs with internal |
|  | reference |

Rev. A

## AD5624/AD5664

## TABLE OF CONTENTS

Features1
Applications. ..... 1
Functional Block Diagram ..... 1
General Description .....  1
Product Highlights .....  1
Revision History .....  2
Specifications ..... 3
AC Characteristics .....  4
Timing Characteristics ..... 5
Timing Diagram .....  5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. .....  7
Typical Performance Characteristics ..... 8
Terminology ..... 13
Theory of Operation ..... 15
D/A Section ..... 15
Resistor String ..... 15
Output Amplifier ..... 15
REVISION HISTORY
6/2018—Rev. 0 to Rev. A
Changes to Figure 3 Caption and Table 6 ..... 7
Add Figure 4; Renumber Sequentially ..... 7
Changed Applications Section to Applications Information
Section. ..... 20
Updated Outline Dimensions ..... 22
Changes to Ordering Guide ..... 23
Serial Interface ..... 15
Input Shift Register ..... 16
SYNC Interrupt ..... 16
Power-On Reset ..... 16
Software Reset ..... 17
Power-Down Modes ..... 17
LDAC Function ..... 18
Microprocessor Interfacing. ..... 19
Applications Information ..... 20
Choosing a Reference for the AD5624/AD5664 ..... 20
Using a Reference as a Power Supply for the AD5624/AD5664 ..... 20
Bipolar Operation Using the AD5624/AD5664 ..... 21
Using AD5624/AD5664 with a Galvanically Isolated Interface ..... 21
Power Supply Bypassing and Grounding. ..... 21
Outline Dimensions ..... 22
Ordering Guide ..... 23

AD5624/AD5664

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND} ; \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to $\mathrm{GND} ; \mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}}$; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

| Parameter | A Grade ${ }^{1}$ |  |  | B Grade ${ }^{1}$ |  |  | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |  |
| STATIC PERFORMANCE ${ }^{2}$ |  |  |  |  |  |  |  |  |
| AD5664 |  |  |  |  |  |  |  |  |
| Resolution | 16 |  |  | 16 |  |  | Bits |  |
| Relative Accuracy |  | $\pm 8$ | $\pm 16$ |  | $\pm 6$ | $\pm 12$ | LSB |  |
| Differential Nonlinearity |  |  | $\pm 1$ |  |  | $\pm 1$ | LSB | Guaranteed monotonic by design |
| AD5624 |  |  |  |  |  |  |  |  |
| Resolution |  |  |  | 12 |  |  | Bits |  |
| Relative Accuracy |  |  |  |  | $\pm 0.5$ | $\pm 1$ | LSB |  |
| Differential Nonlinearity |  |  |  |  |  | $\pm 0.25$ | LSB | Guaranteed monotonic by design |
| Zero Code Error |  | 2 | 10 |  | 2 | 10 | mV | All zeroes loaded to DAC register |
| Offset Error |  | $\pm 1$ | $\pm 10$ |  | $\pm 1$ | $\pm 10$ | mV |  |
| Full-Scale Error |  | -0.1 | $\pm 1$ |  | -0.1 | $\pm 1$ | \% of FSR | All ones loaded to DAC register |
| Gain Error |  |  | $\pm 1.5$ |  |  | $\pm 1.5$ | \% of FSR |  |
| Zero Code Error Drift |  | $\pm 2$ |  |  | $\pm 2$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| Gain Temperature Coefficient |  | $\pm 2.5$ |  |  | $\pm 2.5$ |  | ppm | Of FSR/ $/{ }^{\circ} \mathrm{C}$ |
| DC Power Supply Rejection Ratio |  | -100 |  |  | -100 |  |  | DAC code $=$ midscale ; $\mathrm{V}_{\mathrm{DD}} \pm 10 \%$ |
| DC Crosstalk |  | 10 |  |  | 10 |  | $\mu \mathrm{V}$ | Due to full-scale output change $R_{L}=2 \mathrm{k} \Omega$ to $G N D$ or $V_{D D}$ |
|  |  | 10 |  |  | 10 |  | $\mu \mathrm{V} / \mathrm{mA}$ | Due to load current change |
|  |  | 5 |  |  | 5 |  | $\mu \mathrm{V}$ | Due to powering down (per channel) |
| OUTPUT CHARACTERISTICS ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Output Voltage Range | 0 |  | $V_{D D}$ | 0 |  | $V_{D D}$ | V |  |
| Capacitive Load Stability |  | 2 |  |  | 2 |  | nF | $\mathrm{R}_{\mathrm{L}}=\infty$ |
|  |  | 10 |  |  | 10 |  | nF | $\mathrm{RL}=2 \mathrm{k} \Omega$ |
| DC Output Impedance |  | 0.5 |  |  | 0.5 |  | $\Omega$ |  |
| Short-Circuit Current |  | 30 |  |  | 30 |  | mA | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
| Power-Up Time |  | 4 |  |  | 4 |  | $\mu \mathrm{s}$ | Coming out of power-down mode; $V_{D D}=5 \mathrm{~V}$ |
| REFERENCE INPUTS |  |  |  |  |  |  |  |  |
| Reference Current |  | 170 | 200 |  | 170 | 200 | $\mu \mathrm{A}$ | $V_{\text {REF }}=V_{\text {DD }}=5.5 \mathrm{~V}$ |
| Reference Input Range | 0.75 |  | VDD | 0.75 |  | VDD | V |  |
| Reference Input Impedance |  | 26 |  |  | 26 |  | $\mathrm{k} \Omega$ |  |
| LOGIC INPUTS ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Input Current |  |  | $\pm 2$ |  |  | $\pm 2$ | $\mu \mathrm{A}$ | All digital inputs |
| VINL, Input Low Voltage |  |  | 0.8 |  |  | 0.8 | V | $V_{D D}=5 \mathrm{~V}, 3 \mathrm{~V}$ |
| $\mathrm{V}_{\text {INH, }}$ Input High Voltage | 2 |  |  | 2 |  |  | V | $V_{D D}=5 \mathrm{~V}, 3 \mathrm{~V}$ |
| Pin Capacitance |  | 3 |  |  | 3 |  | pF |  |


| Parameter | A Grade ${ }^{1}$ |  |  | B Grade ${ }^{1}$ |  |  | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |  |
| POWER REQUIREMENTS | 2.7 |  |  | 2.7 |  |  | V | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |
| $V_{\text {D }}$ |  |  | 5.5 |  |  | 5.5 |  |  |
| Ido (Normal Mode) ${ }^{4}$ |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 0.45 | 0.9 |  | 0.45 | 0.9 | mA |  |
| $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.44 | 0.85 |  | 0.44 | 0.85 | mA |  |
| ldo (All Power-Down Modes) ${ }^{5}$ |  |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |
| $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 0.48 | 1 |  | 0.48 | 1 | $\mu \mathrm{A}$ |  |
| $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.2 | 1 |  | 0.2 | 1 | $\mu \mathrm{A}$ |  |

${ }^{1}$ Temperature range: A grade and B grade: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.
${ }^{2}$ Linearity calculated using a reduced code range: AD5664 (Code 512 to Code 65,024); AD5624 (Code 32 to Code 4064); output unloaded.
${ }^{3}$ Guaranteed by design and characterization, not production tested.
${ }^{4}$ Interface inactive. All DACs active. DAC outputs unloaded.
${ }^{5}$ All DACs powered down.

## AC CHARACTERISTICS

$V_{D D}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND} ; \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to $\mathrm{GND} ; \mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}} ;$ all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. ${ }^{1}$
Table 3.

| Parameter ${ }^{2,3}$ | Min | Typ | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Settling Time |  |  |  |  |  |
| AD5664 |  | 4 | 7 | $\mu \mathrm{s}$ | $1 / 4$ to $3 / 4$ scale settling to $\pm 2 \mathrm{LSB}$ |
| AD5624 |  | 3 | 4.5 | $\mu \mathrm{s}$ | $1 / 4$ to $3 / 4$ scale settling to $\pm 0.5 \mathrm{LSB}$ |
| Slew Rate |  | 1.8 |  | V/ $/ \mathrm{s}$ |  |
| Digital-to-Analog Glitch Impulse |  | 10 |  | nV -s | 1 LSB change around major carry |
| Digital Feedthrough |  | 0.1 |  | nV -s |  |
| Reference Feedthrough |  | -90 |  | dBs | $\mathrm{V}_{\text {REF }}=2 \mathrm{~V} \pm 0.1 \mathrm{~V}$ p-p, frequency 10 Hz to 20 MHz |
| Digital Crosstalk |  | 0.1 |  | nV -s |  |
| Analog Crosstalk |  | 1 |  | nV -s |  |
| DAC-to-DAC Crosstalk |  | 1 |  | nV -s |  |
| Multiplying Bandwidth |  | 340 |  | kHz | $\mathrm{V}_{\text {REF }}=2 \mathrm{~V} \pm 0.1 \mathrm{Vp-p}$ |
| Total Harmonic Distortion |  | -80 |  | dB | $\mathrm{V}_{\text {REF }}=2 \mathrm{~V} \pm 0.1 \mathrm{Vp}-\mathrm{p}$, frequency $=10 \mathrm{kHz}$ |
| Output Noise Spectral Density |  | 120 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | DAC code $=$ midscale, 1 kHz |
|  |  | 100 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | DAC code $=$ midscale, 10 kHz |
| Output Noise |  | 15 |  | $\mu \vee \mathrm{p}$-p | 0.1 Hz to 10 Hz |

[^0]
## TIMING CHARACTERISTICS

All input signals are specified with $t_{R}=t_{F}=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$ (see Figure 2). $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.

Table 4.

| Parameter ${ }^{1}$ | Limit at $\mathrm{T}_{\text {min, }} \mathrm{T}_{\text {max }}$ $V_{D D}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}$ | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}{ }^{2}$ | 20 | ns min | SCLK cycle time |
| $\mathrm{t}_{2}$ | 9 | $n \mathrm{nmin}$ | SCLK high time |
| $\mathrm{t}_{3}$ | 9 | $n \mathrm{nmin}$ | SCLK low time |
| $\mathrm{t}_{4}$ | 13 | $n \mathrm{mmin}$ | $\overline{\text { SYNC }}$ to SCLK falling edge setup time |
| $\mathrm{t}_{5}$ | 5 | $n \mathrm{nmin}$ | Data setup time |
| $\mathrm{t}_{6}$ | 5 | ns min | Data hold time |
| $\mathrm{t}_{7}$ | 0 | $n \mathrm{nsmin}$ | SCLK falling edge to $\overline{\text { SYNC }}$ rising edge |
| $\mathrm{t}_{8}$ | 15 | ns min | Minimum $\overline{\text { SYNC }}$ high time |
| $\mathrm{t}_{9}$ | 13 | ns min | $\overline{\text { SYNC }}$ rising edge to SCLK fall ignore |
| $\mathrm{t}_{10}$ | 0 | $n s$ min | SCLK falling edge to $\overline{\text { SYNC }}$ fall ignore |

${ }^{1}$ Guaranteed by design and characterization, not production tested.
${ }^{2}$ Maximum SCLK frequency is 50 MHz at $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V .

## TIMING DIAGRAM



Figure 2. Serial Write Operation

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 5.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7 V |
| Vout to GND | -0.3 V to V D +0.3 V |
| $V_{\text {Ref }}$ to GND | -0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V} D+0.3 \mathrm{~V}$ |
| Operating Temperature Range |  |
| Industrial (A Grade, B Grade) | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{J}_{\text {J max }}$ ) | $150^{\circ} \mathrm{C}$ |
| Power Dissipation | $\left(\mathrm{T}_{J} \mathrm{max}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\text {JA }}$ |
| LFCSP_WD Package (4-Layer Board) $\theta_{\mathrm{JA}}$ Thermal Impedance | $61^{\circ} \mathrm{C} / \mathrm{W}$ |
| MSOP Package (4-Layer Board) |  |
| $\theta_{j A}$ Thermal Impedance | $142^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ Thermal Impedance | $43.7^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature Pb-Free | $260^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. 10-Lead MSOP Pin Configuration


Figure 4. 10-Lead LFCSP Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VoutA | Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation. |
| 2 | VoutB | Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation. |
| 3 | GND | Ground Reference Point for All Circuitry on the device |
| 4 | Vout | Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation. |
| 5 | VoutD | Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation. |
| 6 | $\overline{\text { SYNC }}$ | Active Low Control Input. This is the frame synchronization signal for the input data. When $\overline{\text { SYNC goes low, it powers on }}$ the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling edges of the next 24 clocks. If $\overline{\mathrm{SYNC}}$ is taken high before the $24^{\text {th }}$ falling edge, the rising edge of $\overline{\mathrm{SYNC}}$ acts as an interrupt and the write sequence is ignored by the device. |
| 7 | SCLK | Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 50 MHz . |
| 8 | DIN | Serial Data Input. This device has a 24-bit input shift register. Data is clocked into the register on the falling edge of the serial clock input. |
| 9 | $V_{\text {DD }}$ | Power Supply Input. These devices can be operated from 2.7 V to 5.5 V . The supply is decoupled with a $10 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 10 | $V_{\text {ReF }}$ <br> EPAD | Reference Voltage Input. <br> Exposed Pad. Exposed pad tied to GND on LFCSP package. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. INL AD5664


Figure 6. INL AD5624


Figure 7. DNL AD5664


Figure 8. DNL AD5624


Figure 9. INL Error and DNL Error vs. Temperature


Figure 10. INL and DNL Error vs. $V_{\text {REF }}$


Figure 11. INL and DNL Error vs. Supply


Figure 12. Gain Error and Full-Scale Error vs. Temperature


Figure 13. Zero-Scale Error and Offset Error vs. Temperature


Figure 14. Gain Error and Full-Scale Error vs. Supply


Figure 15. Zero-Scale Error and Offset Error vs. Supply


Figure 16. $I_{D D}$ Histogram with $V_{D D}=5.5 \mathrm{~V}$


Figure 17. $I_{D D}$ Histogram with $V_{D D}=3.6 \mathrm{~V}$


Figure 18. Headroom at Rails vs. Source and Sink Current


Figure 19. Supply Current vs. Temperature


Figure 20. Full-Scale Settling Time, 5 V


Figure 21. Power-On Reset to 0 V


Figure 22. Exiting Power-Down to Midscale


Figure 23. Digital-to-Analog Glitch Impulse (Negative)


Figure 24. Analog Crosstalk


Figure 25. Total Harmonic Distortion


Figure 26. Settling Time vs. Capacitive Load


Figure 27. 0.1 Hz to 10 Hz Output Noise Plot


Figure 28. Noise Spectral Density


## TERMINOLOGY

Relative Accuracy or Integral Nonlinearity (INL)
For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot can be seen in Figure 5 and Figure 6.

## Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 7 and Figure 8.

## Zero-Scale Error

Zero-scale error is a measurement of the output error when zero code (0x0000) is loaded to the DAC register. Ideally, the output is 0 V . The zero code error is always positive in the AD5624/AD5664 because the output of the DAC cannot go below 0 V . It is due to a combination of the offset errors in the DAC and the output amplifier. Zero code error is expressed in mV . A plot of zero code error vs. temperature can be seen in Figure 13.

## Full-Scale Error

Full-scale error is a measurement of the output error when fullscale code ( 0 xFFFF ) is loaded to the DAC register. Ideally, the output is $V_{D D}-1$ LSB. Full-scale error is expressed in \% of FSR. A plot of full-scale error vs. temperature can be seen in Figure 12.

## Gain Error

This is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal expressed as a $\%$ of FSR.

## Zero Code Error Drift

This is a measurement of the change in zero code error with a change in temperature. It is expressed in $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$.

## Gain Temperature Coefficient

This is a measurement of the change in gain error with changes in temperature. It is expressed in ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$.

## Offset Error

Offset error is a measure of the difference between Vout (actual) and Vout (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured on the AD5624/ AD5664 with code 512 loaded in the DAC register. It can be negative or positive.

## DC Power Supply Rejection Ratio (PSRR)

This indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in Vout to a change in $V_{D D}$ for full-scale output of the DAC. It is measured in dB . $\mathrm{V}_{\text {ReF }}$ is held at 2 V , and $V_{\text {DD }}$ is varied by $\pm 10 \%$.

## Output Voltage Settling Time

This is the amount of time it takes for the output of a DAC to settle to a specified level for a $1 / 4$ to $3 / 4$ full-scale input change and is measured from the $24^{\text {th }}$ falling edge of SCLK.

## Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s, and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000) as shown in Figure 23.

## Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV-s, and measured with a full-scale code change on the data bus, that is, from all 0 s to all $1 s$ and vice versa.

## Total Harmonic Distortion (THD)

This is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measurement of the harmonics present on the DAC output. It is measured in dB .

## Noise Spectral Density

This is a measurement of the internally generated random noise. Random noise is characterized as a spectral density ( $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ ). It is measured by loading the DAC to midscale and measuring noise at the output. It is measured in $n \mathrm{~V} / \sqrt{ } \mathrm{Hz}$. A plot of noise spectral density can be seen in Figure 28.

## DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC kept at midscale. It is expressed in $\mu \mathrm{V}$.

DC crosstalk due to load current change is a measure of the impact that a change in load current on one DAC has to another DAC kept at midscale. It is expressed in $\mu \mathrm{V} / \mathrm{mA}$.

## Digital Crosstalk

This is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0 s to all $1 s$ and vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nV-s.

## Analog Crosstalk

This is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0 s to all 1 s and vice versa). Then execute a software LDAC and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV -s (see Figure 24).

## DAC-to-DAC Crosstalk

This is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent analog output change of another DAC. It is measured by loading the attack channel with a full-scale code change (all 0 s to all 1 s and vice versa) using the command write to and update while monitoring the output of the victim channel that is at midscale. The energy of the glitch is expressed in nV-s.

## Multiplying Bandwidth

The amplifiers within the DAC have a finite bandwidth. The multiplying bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

## THEORY OF OPERATION

## d/A SECTION

The AD5624/AD5664 DACs are fabricated on a CMOS process. The architecture consists of a string DAC followed by an output buffer amplifier. Figure 30 shows a block diagram of the DAC architecture.


Figure 30. DAC Architecture
Since the input coding to the DAC is straight binary, the ideal output voltage is given by

$$
V_{\text {OUT }}=V_{\text {REFIN }} \times\left(\frac{D}{2^{N}}\right)
$$

where:
$D$ is the decimal equivalent of the binary code that is loaded to the DAC register:

$$
\begin{aligned}
& 0 \text { to } 4095 \text { for AD5624 (12 bit). } \\
& 0 \text { to } 65535 \text { for AD5664 (16 bit). } \\
& N \text { is the DAC resolution. }
\end{aligned}
$$

## RESISTOR STRING

The resistor string is shown in Figure 31. It is simply a string of resistors, each of value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.

## OUTPUT AMPLIFIER

The output buffer amplifier can generate rail-to-rail voltages on its output, which gives an output range of 0 V to VDD. It can drive a load of $2 \mathrm{k} \Omega$ in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in Figure 18. The slew rate is $1.8 \mathrm{~V} / \mu \mathrm{s}$ with a $1 / 4$ to $3 / 4$ full-scale settling time of $7 \mu \mathrm{~s}$.


Figure 31. Resistor String

## SERIAL INTERFACE

The AD5624/AD5664 have a 3-wire serial interface ( $\overline{\text { SYNC }}$, SCLK, and DIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards as well as with most DSPs. See Figure 2 for a timing diagram of a typical write sequence.

The write sequence begins by bringing the $\overline{\text { SYNC }}$ line low. Data from the DIN line is clocked into the 24-bit shift register on the falling edge of SCLK. The serial clock frequency can be as high as 50 MHz , making the AD5624/AD5664 compatible with high speed DSPs. On the $24^{\text {th }}$ falling clock edge, the last data bit is clocked in and the programmed function is executed, that is, a change in DAC register contents and/or a change in the mode of operation. At this stage, the $\overline{\text { SYNC }}$ line can be kept low or be brought high. In either case, it must be brought high for a minimum of 15 ns before the next write sequence so that a falling edge of $\overline{S Y N C}$ can initiate the next write sequence. Because the $\overline{\text { SYNC }}$ buffer draws more current when $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ than it does when $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}, \overline{\mathrm{SYNC}}$ is idled low between write sequences for even lower power operation. It must, however, be brought high again just before the next write sequence.

## INPUT SHIFT REGISTER

The input shift register is 24 bits wide. The first two bits are don't care bits. The next three bits are the Command bits, C 2 to C 0 (see Table 7), followed by the 3-bit DAC address, A2 to A0 (see Table 8), and then the 16-, 12 -bit data-word. The data-word comprises the 16-, 12 - bit input code followed by 0 or 4 don't care bits for the AD5664 and AD5624 respectively (see Figure 32 and Figure 33). These data bits are transferred to the DAC register on the $24^{\text {th }}$ falling edge of SCLK.

Table 7. Command Definition

| C2 | C1 | C0 | Command |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | Write to input register $n$ |
| 0 | 0 | 1 | Update DAC register $n$ |
| 0 | 1 | 0 | Write to input register $n$, update all (software |
|  |  |  | LDAC) |
| 0 | 1 | 1 | Write to and update DAC channel $n$ |
| 1 | 0 | 0 | Power down DAC (power-up) |
| 1 | 0 | 1 | Reset |
| 1 | 1 | 0 | Load LDAC register |
| 1 | 1 | 1 | Reserved |

Table 8. Address Command

| A2 | A1 | A0 | ADDRESS $(\boldsymbol{n})$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | DAC A |
| 0 | 0 | 1 | DAC B |
| 0 | 1 | 0 | DAC C |
| 0 | 1 | 1 | DAC D |
| 1 | 1 | 1 | All DACs |

## SYNC INTERRUPT

In a normal write sequence, the $\overline{\text { SYNC }}$ line is kept low for at least 24 falling edges of SCLK, and the DAC is updated on the $24^{\text {th }}$ falling edge. However, if $\overline{\text { SYNC }}$ is brought high before the $24^{\text {th }}$ falling edge, then this acts as an interrupt to the write sequence. The input shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents nor a change in the operating mode occurs (see Figure 34).

## POWER-ON RESET

The AD5624/AD5664 family contains a power-on reset circuit that controls the output voltage during power-up. The AD5624/ AD5664 DAC outputs power up to 0 V and the output remains there until a valid write sequence is made to the DAC. This is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up.


Figure 34. $\overline{\text { SYNC }}$ Interrupt Facility

## SOFTWARE RESET

The AD5624/AD5664 contain a software reset function. Command 110 is reserved for the software reset function (see Table 7). The software reset command contains two reset modes that are software programmable by setting Bit DB0 in the control register. Table 9 shows how the state of the bit corresponds to the software reset modes of operation of the devices.

Table 9. Software Reset Modes for the AD5624/AD5664

| DB0 | Registers Reset to Zero |
| :--- | :--- |
| 0 | DAC register |
| Input shift register |  |
| DAC register |  |
|  | Input shift register <br> LDAC register <br> Power-down register |

## POWER-DOWN MODES

The AD5624/AD5664 contain four separate modes of operation. Command 100 is reserved for the power-down function (see Table 7). These modes are software programmable by setting two bits (DB5 and DB4) in the control register. Table 10 shows how the state of the bits corresponds to the mode of operation of the device. All DACs (DAC D to DAC A) can be powered down to the selected mode by setting the corresponding four bits (DB3, DB2, DB1, and DB0) to 1 . By executing the same Command 100, any combination of DACs is powered up by setting Bit DB5 and Bit DB4 to normal operation mode. To select which combination of DAC channels to power-up, set the corresponding four bits (DB3, DB2, DB1, and DB0) to 1 . See Table 11 for contents of the input shift register during the power-down/power-up operation.

Table 10. Modes of Operation for the AD5624/AD5664

| DB5 | DB4 | Operating Mode |
| :--- | :--- | :--- |
| 0 | 0 | Normal operation |
|  |  | Power-down modes |
| 0 | 1 | $1 \mathrm{k} \Omega$ to GND |
| 1 | 0 | $100 \mathrm{k} \Omega$ to GND |
| 1 | 1 | Three-state |

When both bits are set to 0 , the devices work normally with their normal power consumption of $450 \mu \mathrm{~A}$ at 5 V . However, for the three power-down modes, the supply current falls to 480 nA at $5 \mathrm{~V}(200 \mathrm{nA}$ at 3 V$)$. Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This allows the output impedance of the device to be known while the device is in power-down mode.

The outputs can either be connected internally to GND through a $1 \mathrm{k} \Omega$ or $100 \mathrm{k} \Omega$ resistor, or left open circuited (three-state) (see Figure 35).


Figure 35. Output Stage During Power-Down
The bias generator, the output amplifier, the resistor string, and other associated linear circuitry are shut down when power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically $4 \mu \mathrm{~s}$ for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ (see Figure 22).

Table 11. 24-Bit Input Shift Register Contents of Power-Down/Power-Up Operation

| DB23 to <br> DB22 <br> (MSB) | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 <br> to DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 <br> (LSB) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| x | 1 | 0 | 0 | x | x | x | x | PD1 | PD0 | DAC D | DAC C | DAC B | DAC A |
| Don't care |  |  |  |  |  |  |  |  |  |  |  |  |  |

## AD5624/AD5664

## LDAC FUNCTION

The AD5624/AD5664 DACs have double buffered interfaces consisting of two banks of registers: input registers and DAC registers. The input registers are connected directly to the input shift register and the digital code is transferred to the relevant input register on completion of a valid write sequence. The DAC registers contain the digital code used by the resistor strings.

The double buffered interface is useful if the user requires simultaneous updating of all DAC outputs. The user can write to three of the input registers individually and then write to the remaining input register and update all DAC registers, the outputs update simultaneously. Command 010 is reserved for this software LDAC.

Access to the DAC registers is controlled by the LDAC function. The LDAC registers contain two modes of operation for each DAC channel. The DAC channels are selected by setting the bits of the 4-bit LDAC register (DB3, DB2, DB1, and DB0). Command 110 is reserved for setting up the LDAC register. When the LDAC bit register is set low, the corresponding DAC registers are latched and the input registers can change state without affecting the contents of the

DAC registers. When the LDAC bit register is set high, however, the DAC registers become transparent and the contents of the input registers are transferred to them on the falling edge of the $24^{\text {th }}$ SCLK pulse. This is equivalent to having an $\overline{\mathrm{LDAC}}$ hardware pin tied permanently low for the selected DAC channel, that is, synchronous update mode. See Table 12 for the LDAC register mode of operation. See Table 13 for contents of the input shift register during the LDAC register set up command.

This flexibility is useful in applications where the user wants to update select channels simultaneously, while the rest of the channels update synchronously.

Table 12. LDAC Register Mode of Operation
Load DAC Register

| LDAC Bits (DB3 to DBO) | LDAC Mode of Operation |
| :--- | :--- |
| 0 | Normal operation (default), DAC <br> register update is controlled by write <br> command. |
| 1 | The DAC registers are updated after <br> new data is read in on the falling <br> edge of the $24^{\text {th }}$ SCLK pulse. |

Table 13. 24-Bit Input Shift Register Contents for LDAC Setup Command for the AD5624/AD5664

| DB23 to DB22 (MSB) | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 to DB4 | DB3 | DB2 | DB1 | DB0 (LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | 1 | 1 | 0 | X | x | X | x | DACD | DACC | DACB | DACA |
| Don't care | Command bits (C2 to C0) |  |  | Address bits (A3 to A0); don't care |  |  | Don't care | Set bit to 0 or 1 for required mode of operation on respective channel |  |  |  |

## MICROPROCESSOR INTERFACING

## AD5624/AD5664 to Blackfin ${ }^{\circledR}$ ADSP-BF53x Interface

Figure 36 shows a serial interface between the AD5624/AD5664 and the Blackfin ADSP-BF53x microprocessor. The ADSP-BF53x processor family incorporates two dual channel synchronous serial ports, SPORT1 and SPORT0, for serial and multiprocessor communications. Using SPORT0 to connect to the AD5624/ AD5664, the setup for the interface is as follows. DTOPRI drives the DIN pin of the AD5624/AD5664, while TSCLK0 drives the SCLK of the device. The $\overline{\text { SYNC }}$ is driven from TFSO.


Figure 36. Blackfin ADSP-BF53x Interface to AD5624/AD5664

## AD5624/AD5664 to 68HC11/68L11 Interface

Figure 37 shows a serial interface between the AD5624/AD5664 and the $68 \mathrm{HC11/68L11}$ microcontroller. SCK of the $68 \mathrm{HC11/}$ 68 L 11 drives the SCLK of the AD5624/AD5664, while the MOSI output drives the serial data line of the DAC.

The $\overline{\text { SYNC }}$ signal is derived from a port line (PC7). The setup conditions for correct operation of this interface are as follows. The $68 \mathrm{HC} 11 / 68 \mathrm{~L} 11$ is configured with its CPOL bit as a 0 and its CPHA bit as a 1 . When data is being transmitted to the DAC, the $\overline{S Y N C}$ line is taken low (PC7). When the $68 \mathrm{HC} 11 / 68 \mathrm{~L} 11$ is configured as described previously, data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the $68 \mathrm{HC11/68L11}$ is transmitted in 10-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. To load data to the AD5624/AD5664, PC7 is left low after the first eight bits are transferred, and a second serial write operation is performed to the DAC; PC7 is taken high at the end of this procedure.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 37. 68HC11/68L11 Interface to AD5624/AD5664

## AD5624/AD5664 to 80C51/80L51 Interface

Figure 38 shows a serial interface between the AD5624/AD5664 and the 80C51/80L51 microcontroller. The setup for the interface is as follows. TxD of the 80C51/80L51 drives SCLK of the AD5624/ AD5664, while RxD drives the serial data line of the device. The $\overline{\text { SYNC }}$ signal is derived from a bit-programmable pin on the port. In this case, port line P3.3 is used. When data is transmitted to the AD5624/AD5664, P3.3 is taken low. The 80C51/80L51 transmits data in 10-bit bytes only; thus only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left low after the first eight bits are transmitted, and a second write cycle is initiated to transmit the second byte of data. P3.3 is taken high following the completion of this cycle. The 80C51/ 80L51 output the serial data in a format that has the LSB first. The AD5624/AD5664 must receive data with the MSB first. The 80C51/ 80L51 transmit routine takes this into account.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 38. 80C51/80L51 Interface to AD5624/AD5664

## AD5624/AD5664 to MICROWIRE Interface

Figure 39 shows an interface between the AD5624/AD5664 and any MICROWIRE-compatible device. Serial data is shifted out on the falling edge of the serial clock and is clocked into the AD5624/AD5664 on the rising edge of the SK.


Figure 39. MICROWIRE Interface to AD5624/AD5664

## APPLICATIONS INFORMATION

## CHOOSING A REFERENCE FOR THE AD5624/AD5664

To achieve the optimum performance from the AD5624/ AD5664, give thought to the choice of a precision voltage reference. The AD5624/AD5664 have only one reference input, $\mathrm{V}_{\text {ref. }}$. The voltage on the reference input is used to supply the positive input to the DAC. Therefore, any error in the reference is reflected in the DAC.

When choosing a voltage reference for high accuracy applications, the sources of error are initial accuracy, ppm drift, long term drift, and output voltage noise. Initial accuracy on the output voltage of the DAC leads to a full-scale error in the DAC. To minimize these errors, a reference with high initial accuracy is preferred. Choosing a reference with an output trim adjustment, such as the ADR423, allows a system designer to trim out system errors by setting a reference voltage to a voltage other than the nominal. The trim adjustment can also be used at temperature to trim out any error.

Long term drift is a measurement of how much the reference drifts over time. A reference with a tight long-term drift specification ensures that the overall solution remains relatively stable during its entire lifetime.

The temperature coefficient of a reference's output voltage affects INL, DNL, and TUE. Choose a reference with a tight temperature coefficient specification to reduce temperature dependence of the DAC output voltage in ambient conditions.

In high accuracy applications, which have a relatively low noise budget, reference output voltage noise needs to be considered. It is important to choose a reference with as low an output noise voltage as practical for the system noise resolution required. Precision voltage references such as the ADR425 produce low output noise in the 0.1 Hz to 10 Hz range. Examples of recommended precision references for use as supply to the AD5624/ AD5664 are shown in the Table 14.

## USING A REFERENCE AS A POWER SUPPLY FOR THE AD5624/AD5664

Because the supply current required by the AD5624/AD5664 is extremely low, an alternative option is to use a voltage reference to supply the required voltage to the device (see Figure 40). This is especially useful if the power supply is quite noisy, or if the system supply voltages are at some value other than 5 V or 3 V , for example, 15 V . The voltage reference outputs a steady supply voltage for the AD5624/AD5664 (see Table 14 for a suitable reference). If the low dropout REF195 is used, it must supply $450 \mu \mathrm{~A}$ of current to the AD5624/AD5664, with no load on the output of the DAC. When the DAC output is loaded, the REF195 also needs to supply the current to the load. The total current required (with a $5 \mathrm{k} \Omega$ load on the DAC output) is

$$
450 \mu \mathrm{~A}+(5 \mathrm{~V} / 5 \mathrm{k} \Omega)=1.45 \mathrm{~mA}
$$

The load regulation of the REF195 is typically $2 \mathrm{ppm} / \mathrm{mA}$, which results in a $2.9 \mathrm{ppm}(14.5 \mu \mathrm{~V})$ error for the 1.45 mA current drawn from it. This corresponds to a 0.191 LSB error.


Figure 40. REF195 as Power Supply to the AD5624/AD5664

Table 14. Partial List of Precision References for Use with the AD5624/AD5664

| Part No. | Initial Accuracy (mV max) | Temp Drift (ppm ${ }^{\circ}$ C max) | $\mathbf{0 . 1 ~ H z ~ t o ~ 1 0 ~ H z ~ N o i s e ~ ( ~} \boldsymbol{\mu}$ V p-p typ) | V |
| :--- | :--- | :--- | :--- | :--- |
| ADR4 (V) |  |  |  |  |
| ADR395 | $\pm 2$ | 3 | 3.4 | 5 |
| REF195 | $\pm 6$ | 25 | 5 | 5 |
| AD780 | $\pm 2$ | 5 | 50 | 5 |
| ADR423 | $\pm 2$ | 3 | 4 | $2.5 / 3$ |

## BIPOLAR OPERATION USING THE AD5624/AD5664

The AD5624/AD5664 have been designed for single supply operation, but a bipolar output range is also possible using the circuit in Figure 41. The circuit gives an output voltage range of $\pm 5 \mathrm{~V}$. Rail-to-rail operation at the amplifier output is achievable using an AD820 or an OP295 as the output amplifier.

The output voltage for any input code can be calculated as follows:

$$
V_{O}=\left[V_{D D} \times\left(\frac{D}{65,536}\right) \times\left(\frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 1}\right)-V_{D D} \times\left(\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)\right]
$$

where $D$ represents the input code in decimal ( 0 to 65536). With $V_{D D}=5 \mathrm{~V}, R 1=R 2=10 \mathrm{k} \Omega$,

$$
V_{O}=\left(\frac{10 \times D}{65,536}\right)-5 \mathrm{~V}
$$

This is an output voltage range of $\pm 5 \mathrm{~V}$, with $0 \times 0000$ corresponding to a -5 V output, and 0 xFFFF corresponding to a +5 V output.


Figure 41. Bipolar Operation with the AD5624/AD5664

## USING AD5624/AD5664 WITH A GALVANICALLY ISOLATED INTERFACE

In process control applications in industrial environments, it is often necessary to use a galvanically isolated interface to protect and isolate the controlling circuitry from any hazardous commonmode voltages that might occur in the area where the DAC is functioning. Isocouplers provide isolation in excess of 3 kV . The AD5624/AD5664 use a 3-wire serial logic interface, so the ADuM130x 3-channel digital isolator provides the required isolation (see Figure 42). The power supply to the device also needs to be isolated, which is done by using a transformer. On the DAC side of the transformer, a 5 V regulator provides the 5 V supply required for the AD5624/AD5664.


Figure 42. AD5624/AD5664 with a Galvanically Isolated Interface

## POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, it is helpful to consider carefully the power supply and ground return layout on the board. The printed circuit board containing the AD5624/AD5664 has separate analog and digital sections, each having its own area of the board. If the AD5624/AD5664 is in a system where other devices require an AGND-to-DGND connection, make the connection at one point only. This ground point must be as close as possible to the AD5624/AD5664.

The power supply to the AD5624/AD5664 must be bypassed with $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors. The capacitors must be located as close as possible to the device, with the $0.1 \mu \mathrm{~F}$ capacitor ideally right up against the device. The $10 \mu \mathrm{~F}$ capacitor is the tantalum bead type. It is important that the $0.1 \mu \mathrm{~F}$ capacitor has low effective series resistance (ESR) and effective series inductance (ESI), for example, common ceramic types of capacitors. This $0.1 \mu \mathrm{~F}$ capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line itself has as large a trace as possible to provide a low impedance path and to reduce glitch effects on the supply line. Clocks and other fast switching digital signals must be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure they run at right angles to each other to reduce feedthrough effects through the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. This is not always possible with a 2-layer board.

## OUTLINE DIMENSIONS



Figure 43. 10-Lead Lead Frame Chip Scale Package [LFCSP] $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-10-9)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 44. 10-Lead Mini Small Outline Package [MSOP] (RM-10)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Accuracy | Package Description | Package Option | Marking Code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD5624BRMZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ INL | 10-Lead MSOP | RM-10 | D5J |
| AD5624BRMZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 1$ LSB INL | 10-Lead MSOP | RM-10 | D5J |
| AD5624BCPZ-R2 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 1$ LSB INL | 10-Lead LFCSP | CP-10-9 | D5J |
| AD5624BCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ INL | 10-Lead LFCSP | CP-10-9 | D5J |
| AD5664ARMZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 16$ LSB INL | 10-Lead MSOP | RM-10 | D7C |
| AD5664ARMZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 16$ LSB INL | 10-Lead MSOP | RM-10 | D7C |
| AD5664BRMZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 12$ LSB INL | 10-Lead MSOP | RM-10 | D78 |
| AD5664BRMZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 12$ LSB INL | 10-Lead MSOP | RM-10 | D78 |
| AD5664BCPZ-R2 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 12$ LSB INL | 10-Lead LFCSP | CP-10-9 | D78 |
| AD5664BCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $\pm 12$ LSB INL | 10-Lead LFCSP | CP-10-9 | D78 |

${ }^{1} Z=$ RoHS Complaint Part


[^0]:    ${ }^{1}$ Guaranteed by design and characterization, not production tested.
    ${ }^{2}$ Temperature range: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$; typical at $25^{\circ} \mathrm{C}$.
    ${ }^{3}$ See the Terminology section.

