RENESAS

RL78/L1C

RENESAS MCU

R01DS0192EJ0230

Rev.2.30

Mar 20, 2023

Integrated LCD controller/driver, 12-bit resolution A/D Converter, USB 2.0 controller (function), True Low Power Platform (as low as 112.5 µA/MHz, and 0.68 µA for RTC2 + LVD), 1.6 V to 3.6 V operation, 64 to 256 Kbyte Flash, 33 DMIPS at 24 MHz, for All LCD Based Applications

1. OUTLINE

1.1 Features

Ultra-low power consumption technology

- VDD = single power supply voltage of 1.6 to 3.6 V
- HALT mode
- STOP mode
- SNOOZE mode

RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed (0.04167 µs: @ 24 MHz operation with high-speed on-chip oscillator clock or PLL clock) to ultra-low speed (30.5 µs: @ 32.768 kHz operation with subsystem clock)
- Multiply/divide and multiply/accumulate instructions are supported.
- Address space: 1 Mbyte
- General-purpose registers: (8-bit register × 8) × 4 banks
- On-chip RAM: 8 to 16 KB

Code flash memory

- Code flash memory: 64 to 256 KB
- Block size: 1 KB
- · Prohibition of block erase and rewriting (security function)
- On-chip debug function
- Self-programming (with boot swap function/flash shield window function)

Data flash memory

- Data flash memory: 8 KB
- Background operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory.
- Number of rewrites: 1,000,000 times (TYP.)
- Voltage of rewrites: VDD = 1.8 to 3.6 V

High-speed on-chip oscillator

- Select from 48 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz
- High accuracy: ±1.0% (VDD = 1.8 to 3.6 V, TA = -20 to +85°C)

Operating ambient temperature

- TA = -40 to +85°C (A: Consumer applications)
- TA = -40 to +105°C (G: Industrial applications)

Power management and reset function

- On-chip power-on-reset (POR) circuit
- On-chip voltage detector (LVD) (Select interrupt and reset from 12 levels)

Data transfer controller (DTC)

- Transfer modes: Normal transfer mode, repeat transfer mode, block transfer mode
- Activation sources: Activated by interrupt sources (30 to 33 sources).Chain transfer function

Event link controller (ELC)

• Event signals of 30 or 31 types can be linked to the specified peripheral function.

Serial interfaces

- Simplified SPI (CSI Note 1): 4 channels
- UART/UART (LIN-bus supported): 4 channels
- I²C/simplified I²C: 5 channels

Timers

- 16-bit timer: 11 channels
- 12-bit interval timer: 1 channel
- Real-time clock 2: 1 channel (calendar for 99 years, alarm function, and clock correction function)
- Watchdog timer: 1 channel (operable with the dedicated low-speed on-chip oscillator)

LCD controller/driver

- Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.
- Segment signal output: 44 (40) Note 2 to 56 (52) Note 2
- Common signal output: 4 (8) Note 2

USB Note 3

- USB version 2.0 (function controller)
- Full-speed transfer (12 Mbps) and low-speed transfer (1.5 Mbps) are supported
- Compliant to Battery Charging Specification Revision 1.2

A/D converter

- 8/10-bit resolution A/D converter (VDD = 1.6 to 3.6 V)
- 12-bit resolution A/D converter (VDD = 2.4 to 3.6 V)
- Analog input: 9 to 13 channels
- Internal reference voltage (TYP. 1.45 V) and temperature sensor Note 3

D/A converter

- 8-bit resolution D/A converter (VDD = 1.6 to 3.6 V)
- Analog output: 2 channels
- Output voltage: 0 V to VDD
- Real-time output function

Comparator

2 channels

- Operating modes: Comparator high-speed mode, comparator lowspeed mode, window mode
- The external reference voltage or internal reference voltage can be selected as the reference voltage.

I/O ports

- I/O ports: 59 to 77 (N-ch open drain I/O [withstand voltage of 6 V]: 2)
- Can be set to N-ch open drain, TTL input buffer, and on-chip pull-up resistor
- On-chip key interrupt function
- On-chip clock output/buzzer output controller

Others

- On-chip BCD (binary-coded decimal) correction circuit
 - Note 1. Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.
 - **Note 2.** The number in parentheses indicates the number of signal outputs when 8 coms are used.
 - Note 3. Selectable only in HS (high-speed main) mode.
 - Remark The functions mounted depend on the product. See **1.6 Outline of Functions**.



Datasheet

○ ROM, RAM capacities

Products with USB

Flash ROM	Data Flash	RAM		RL78/L1C	
T Idolf ROM	Data Fiash	KAW	80 pins	85 pins	100 pins
256 KB	8 KB	16 KB ^{Note}	R5F110MJ	R5F110NJ	R5F110PJ
192 KB	8 KB	16 KB ^{Note}	R5F110MH	R5F110NH	R5F110PH
128 KB	8 KB	12 KB	R5F110MG	R5F110NG	R5F110PG
96 KB	8 KB	10 KB	R5F110MF	R5F110NF	R5F110PF
64 KB	8 KB	8 KB	R5F110ME	R5F110NE	R5F110PE

Products without USB

Flash ROM	Data Flash	RAM		RL78/L1C	
FIASH KOW	Data Flash	INAIVI	80 pins	85 pins	100 pins
256 KB	8 KB	16 KB Note	R5F111MJ	R5F111NJ	R5F111PJ
192 KB	8 KB	16 KB Note	R5F111MH	R5F111NH	R5F111PH
128 KB	8 KB	12 KB	R5F111MG	R5F111NG	R5F111PG
96 KB	8 KB	10 KB	R5F111MF	R5F111NF	R5F111PF
64 KB	8 KB	8 KB	R5F111ME	R5F111NE	R5F111PE

Note

This is about 15 KB when the self-programming function and data flash function are used (For details, see CHAPTER 3 in the RL78/L1C User's Manual).



1.2 Ordering Information


Products with USB


Pin	in Fields of Orderable Part Number		Orderable Part Number		
Count	Package	Application	Product Name	Packaging Specifications	RENESAS Code
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	A	R5F110MEAFB, R5F110MFAFB, R5F110MGAFB, R5F110MHAFB, R5F110MJAFB	#10,#50	PLQP0080KB-B PLQP0080KJ-A
				#30	PLQP0080KB-B
		G	R5F110MEGFB, R5F110MFGFB, R5F110MGGFB, R5F110MHGFB, R5F110MJGFB	#10,#50	PLQP0080KB-B PLQP0080KJ-A
				#30	PLQP0080KB-B
85 pins	85-pin plastic VFLGA (7 × 7 mm, 0.65 mm pitch)	A	R5F110NEALA, R5F110NFALA, R5F110NGALA, R5F110NHALA, R5F110NJALA	#U0,#W0	PVLG0085JA-A
		G	R5F110NEGLA, R5F110NFGLA, R5F110NGGLA, R5F110NHGLA, R5F110NJGLA		
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)	A	R5F110PEAFB, R5F110PFAFB, R5F110PGAFB, R5F110PHAFB, R5F110PJAFB	#10,#50	PLQP0100KB-B PLQP0100KP-A
				#30	PLQP0100KB-B
		G	R5F110PEGFB, R5F110PFGFB, R5F110PGGFB, R5F110PHGFB, R5F110PJGFB	#10,#50	PLQP0100KB-B PLQP0100KP-A
				#30	PLQP0100KB-B

Products without USB

Pin	Fields of Orderable Par		Orderable Part Number		
Count	Package	Application	Product Name	Packaging Specifications	RENESAS Code
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	A	R5F111MEAFB, R5F111MFAFB, R5F111MGAFB, R5F111MHAFB, R5F111MJAFB	#10,#50	PLQP0080KB-B PLQP0080KJ-A
				#30	PLQP0080KB-B
		G	R5F111MEGFB, R5F111MFGFB, R5F111MGGFB, R5F111MHGFB, R5F111MJGFB	#10,#50	PLQP0080KB-B PLQP0080KJ-A
				#30	PLQP0080KB-B
85 pins	85-pin plastic VFLGA (7 × 7 mm, 0.65 mm pitch)	A	R5F111NEALA, R5F111NFALA, R5F111NGALA, R5F111NHALA, R5F111NJALA	#U0,#W0	PVLG0085JA-A
		G	R5F111NEGLA, R5F111NFGLA, R5F111NGGLA, R5F111NHGLA, R5F111NJGLA		
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)	A	R5F111PEAFB, R5F111PFAFB, R5F111PGAFB, R5F111PHAFB, R5F111PJAFB	#10,#50	PLQP0100KB-B PLQP0100KP-A
				#30	PLQP0100KB-B
		G	R5F111PEGFB, R5F111PFGFB, R5F111PGGFB, R5F111PHGFB, R5F111PJGFB	#10,#50	PLQP0100KB-B PLQP0100KP-A
				#30	PLQP0100KB-B








Caution Orderable part numbers are current as of when this manual was published. Please make sure to refer to the relevant product page on the Renesas website for the latest part numbers.



1.3 Pin Configuration (Top View)

1.3.1 80-pin products (with USB)

• 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F). Caution 2. Connect the UREGC pin to Vss pin via a capacitor (0.33 μ F).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.3.2 80-pin products (without USB)

• 80-pin plastic LFQFP (fine pitch) (12 × 12 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 µF).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).




1.3.3 85-pin products (with USB)



Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	COM7/SEG3	C1	COM2	E1	P04/INTP2/SEG52	G1	P00/SCK10/SCL10/ SEG48	J1	Vsso
A2	P51/SEG5	C2	COM5/SEG1	E2	P05/TI02/TO02/SEG53	G2	Vsso	J2	P11/RxD2/SI20/SDA20/ SEG41/VCOUT0
A3	P70/KR7/SEG12	C3	COM6/SEG2	E3	P06/INTP5/SEG54	G3	P12/TxD2/SO20/SEG42/ VCOUT1	J3	P26/SO00/TxD0/ TOOLTxD/SEG38
A4	P73/KR4/TKBO21/SEG15	C4	P71/KR6/SEG13	E4	_	G4	—	J4	P23/TI07/TO07/SEG35
A5	P74/KR3/TKBO10/SEG16	C5	P76/KR1/TKBO00/SEG18	E5	_	G5	_	J5	P20/ANI20/SEG32
A6	P31/INTP3/RTC1HZ/ SEG21	C6	P77/KR0/TKBO01/SEG19	E6	—	G6	—	J6	P141/ANI17/SEG29
A7	P33/INTP4/SCK30/SCL30/ SEG23	C7	P34/SI30/RxD3/SDA30/ SEG24	E7	_	G7	—	J7	UREGC
A8	P35/SO30/TxD3/SEG25	C8	VL1	E8	P40/TOOL0/(TI00)/(TO00)	G8	P44/(SCK10)/(SCL10)/ IVREF0	J8	UVBUS
A9	VL4	C9	P61/SDAA0/(TI02)/(TO02)	E9	P137/INTP0	G9	P45/ANO0	J9	AVdd
A10	P126/CAPL/(TI04)/(TO04)	C10	VDD0	E10	P122/X2/EXCLK	G10	P123/XT1	J10	P150/ANI0/AVREFP
B1	COM4/SEG0	D1	COM0	F1	P03/TI00/TO00/INTP1/ SEG51	H1	Vsso	K1	Vsso
B2	P50/SEG4/INTP6	D2	COM1	F2	P02/SO10/TxD1/ (PCLBUZ0)/SEG50	H2	Vsso	K2	P27/TI05/TO05/(INTP5)/ PCLBUZ1/SEG39
B3	P52/SEG6	D3	P07/TI06/TO06/SEG55	F3	P01/SI10/RxD1/SDA10/ SEG49	H3	P10/INTP7/PCLBUZ0/ SCK20/SCL20/SEG40	К3	P25/SI00/RxD0/ TOOLRxD/SDA00/SEG37
B4	P72/KR5/TKBO20/SEG14	D4	COM3	F4	—	H4	P24/SCK00/SCL00/ SEG36	K4	P22/TI04/TO04/SEG34
B5	P75/KR2/TKBO11/SEG17	D5	_	F5	_	H5	P21/ANI21/SEG33	K5	P143/ANI19/SEG31
B6	P30/TI03/TO03/ REMOOUT/SEG20	D6	_	F6	_	H6	P140/ANI16/SEG28	K6	P142/ANI18/SEG30
B7	P32/TI01/TO01/SEG22	D7	_	F7	—	H7	P152/ANI2	K7	UDM
B8	P125/VL3/(TI06)/(TO06)	D8	P60/SCLA0/(TI01)/(TO01)	F8	P43/(INTP7)/(SI10)/ (RxD1)/(SDA10)/IVCMP0	H8	P46/ANO1	K8	UDP
B9	VL2	D9	REGC	F9	RESET	H9	P130	K9	AVss
B10	P127/CAPH/(TI03)/ (TO03)/(REMOOUT)	D10	P121/X1	F10	Vsso	H10	P124/XT2/EXCLKS	K10	P151/ANI1/AVREFM



1.3.4 85-pin products (without USB)




Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	COM7/SEG3	C1	COM2	E1	P04/INTP2/SEG52	G1	P00/SCK10/SCL10/ SEG48	J1	Vsso
A2	P51/SEG5	C2	COM5/SEG1	E2	P05/TI02/TO02/SEG53	G2	Vsso	J2	P11/RxD2/SI20/SDA20/ SEG41/VCOUT0
A3	P70/KR7/SEG12	C3	COM6/SEG2	E3	P06/INTP5/SEG54	G3	P12/TxD2/SO20/SEG42/ VCOUT1	J3	P26/SO00/TxD0/ TOOLTxD/SEG38
A4	P73/KR4/TKBO21/SEG15	C4	P71/KR6/SEG13	E4	—	G4	—	J4	P23/TI07/TO07/SEG35
A5	P74/KR3/TKBO10/SEG16	C5	P76/KR1/TKBO00/SEG18	E5	_	G5	—	J5	P20/ANI20/SEG32
A6	P31/INTP3/RTC1HZ/ SEG21	C6	P77/KR0/TKBO01/ SEG19	E6	_	G6	_	J6	P141/ANI17/SEG29
A7	P33/INTP4/SCK30/ SCL30/SEG23	C7	P34/SI30/RxD3/SDA30/ SEG24	E7	_	G7	—	J7	P82
A8	P35/SO30/TxD3/SEG25	C8	VL1	E8	P40/TOOL0/(TI00)/(TO00)	G8	P44/(SCK10)/(SCL10)/ IVREF0	J8	P83
A9	VL4	C9	P61/SDAA0/(TI02)/(TO02)	E9	P137/INTP0	G9	P45/ANO0	J9	AVDD
A10	P126/CAPL/(TI04)/(TO04)	C10	VDD0	E10	P122/X2/EXCLK	G10	P123/XT1	J10	P150/ANI0/AVREFP
B1	COM4/SEG0	D1	COM0	F1	P03/TI00/TO00/INTP1/ SEG51	H1	VSS0	K1	Vsso
B2	P50/SEG4/INTP6	D2	COM1	F2	P02/SO10/TxD1/ (PCLBUZ0)/SEG50	H2	VSS0	K2	P27/TI05/TO05/(INTP5)/ PCLBUZ1/SEG39
B3	P52/SEG6	D3	P07/TI06/TO06/SEG55	F3	P01/SI10/RxD1/SDA10/ SEG49	H3	P10/INTP7/PCLBUZ0/ SCK20/SCL20/SEG40	К3	P25/SI00/RxD0/ TOOLRxD/SDA00/SEG37
B4	P72/KR5/TKBO20/SEG14	D4	COM3	F4	—	H4	P24/SCK00/SCL00/ SEG36	K4	P22/TI04/TO04/SEG34
B5	P75/KR2/TKBO11/SEG17	D5	_	F5	_	H5	P21/ANI21/SEG33	K5	P143/ANI19/SEG31
B6	P30/TI03/TO03/ REMOOUT/SEG20	D6	_	F6	_	H6	P140/ANI16/SEG28	K6	P142/ANI18/SEG30
B7	P32/TI01/TO01/SEG22	D7	_	F7	—	H7	P152/ANI2	K7	P156/ANI6
B8	P125/VL3/(TI06)/(TO06)	D8	P60/SCLA0/(TI01)/(TO01)	F8	P43/(INTP7)/(SI10)/ (RxD1)/(SDA10)/IVCMP0	H8	P46/ANO1	K8	P155/ANI5
B9	VL2	D9	REGC	F9	RESET	H9	P130	K9	AVss
B10	P127/CAPH/(TI03)/ (TO03)/(REMOOUT)	D10	P121/X1	F10	Vsso	H10	P124/XT2/EXCLKS	K10	P151/ANI1/AVREFM



1.3.5 100-pin products (with USB)

• 100-pin plastic LFQFP (fine pitch) (14 × 14 mm, 0.5 mm pitch)




Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F). Caution 2. Connect the UREGC pin to Vss pin via a capacitor (0.33 μ F).

- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.3.6 100-pin products (without USB)

• 100-pin plastic LFQFP (fine pitch) (14 × 14 mm, 0.5 mm pitch)



Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).




1.4 Pin Identification

ANI0 to ANI6,	: Analog Input	SCL00, SCL10, SCL20, SCL30	: Serial Clock Output
ANI16 to ANI21		SDAA0, SDA00, SDA10,	: Serial Data Input/Output
ANO0, ANO1	: Analog Output	SDA20, SDA30	
AVDD	: Analog Power Supply	SEG0 to SEG55	: LCD Segment Output
AVREFM	: Analog Reference Voltage	SI00, SI10, SI20, SI30	: Serial Data Input
	Minus	SO00, SO10, SO20, SO30	: Serial Data Output
AVREFP	: Analog Reference Voltage	TI00 to TI07	: Timer Input
	Plus	TO00 to TO07	: Timer Output
AVss	: Analog Ground	TKBO00, TKBO01, TKBO10,	
CAPH, CAPL	: Capacitor for LCD	TKBO11, TKBO20, TKBO21	
COM0 to COM7	: LCD Common Output	TOOL0	: Data Input/Output for Tool
EXCLK	: External Clock Input	TOOLRxD, TOOLTxD	: Data Input/Output for
	(Main System Clock)		External Device
EXCLKS	: External Clock Input	UDM, UDP	: USB Input/Output
	(Subsystem Clock)	UREGC	: USB Regulator Capacitance
INTP0 to INTP7	: External Interrupt Input	UVBUS	: USB Input/USB Power Supply
IVCMP0, IVCMP1	: Comparator Input	TxD0 to TxD3	: Transmit Data
IVREF0, IVREF1	: Comparator Reference Input	VCOUT0, VCOUT1	: Comparator Output
KR0 to KR7	: Key Return	VDD0, VDD1	: Power Supply
P00 to P07	: Port 0	VL1 to VL4	: LCD Power Supply
P10 to P17	: Port 1	VSS0, VSS1	: Ground
P20 to P27	: Port 2	X1, X2	: Crystal Oscillator
P30 to P37	: Port 3		(Main System Clock)
P40 to P46	: Port 4	XT1, XT2	: Crystal Oscillator
P50 to P57	: Port 5		(Subsystem Clock)
P60 to P62	: Port 6		
P70 to P77	: Port 7		
P80 to P83	: Port 8		
P121 to P127	: Port 12		
P130, P137	: Port 13		
P140 to P143	: Port 14		
P150 to P156	: Port 15		
PCLBUZ0, PCLBUZ1	: Programmable Clock Output/ Buzzer Output		
REGC	: Regulator Capacitance		
REMOOUT	: Remote Control Output		
RESET	: Reset		
RTC1HZ	: Real-time Clock Correction Clock (1 Hz) Output		
RxD0 to RxD3	: Receive Data		
SCK00, SCK10, SCK20, SCK30	: Serial Clock Input/Output		
SCLA0	: Serial Clock Input/Output		




1.5 Block Diagram

1.5.1 80/85-pin products (with USB)






1.5.2 80/85-pin products (without USB)


















1.6 Outline of Functions

[80/85-pin, 100-pin products (with USB)]
--

(1/2)

		80/85-pin	100-pin			
Item		R5F110Mx/R5F110Nx (x = E to H, J)	R5F110Px (x = E to H, J)			
Code flash memory	(KB)	64 to 256	64 to 256			
Data flash memory (KB)	8	8			
RAM (KB)		8 to 16 ^{Note 1}	8 to 16 ^{Note 1}			
Memory space		1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main syster 1 to 20 MHz: VDD = 2.7 to 3.6 V, 1 to 8 MHz: VDD	,			
	High-speed on-chip oscillator clock	HS (high-speed main) operation mode: 1 to 24 MHz HS (high-speed main) operation mode: 1 to 16 MHz LS (low-speed main) operation mode: 1 to 8 MHz (V LV (low-voltage main) operation mode: 1 to 4 MHz ((VDD = 2.4 to 3.6 V), /DD = 1.8 to 3.6 V),			
	PLL clock	6, 12, 24 MHz ^{Note 2} : VDD = 2.4 to 3.6 V				
Subsystem clock		XT1 (crystal) oscillation, external subsystem clock in 32.768 kHz (TYP.): VDD = 1.6 to 3.6 V	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (TYP.): VDD = 1.6 to 3.6 V			
Low-speed on-chip oscillator clock		15 kHz (TYP.): VDD = 1.6 to 3.6 V				
General-purpose reg	gister	8 bits x 32 registers (8 bits x 8 registers x 4 banks)				
Minimum instruction execution time		0.04167 μs (High-speed on-chip oscillator clock: fHOCO = fIH = 24 MHz operation)				
		0.04167 µs (PLL clock: fPLL = 48 MHz/fiH = 24 MHz Note 2 operation)				
		0.05 μs (High-speed system clock: fMX = 20 MHz operation)				
		30.5 µs (Subsystem clock: fsuB = 32.768 kHz operation)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Div Multiplication and Accumulation (16 bits × 16 bits - Rotate, barrel shift, and bit manipulation (Set, rese 	+ 32 bits)			
I/O port	Total	59	77			
	CMOS I/O	51	69			
	CMOS input	5	5			
	CMOS output	1	1			
N-ch open-drain I/O (6 V tolerance)		2 2				
Timer 16-bit timer TAU 16-bit timer KB2 Watchdog timer		8 channels (with 1 channel remote control output fun	nction) (Timer outputs: 8, PWM outputs: 7 Note 3			
		3 channels (PWM outputs: 6)				
		1 channel				
	12-bit interval timer	1 channel				
	Real-time clock 2	1 channel				
	RTC output	1 1 Hz (subsystem clock: fsue = 32.768 kHz)				

Note 1. In the case of the 16 KB, this is about 15 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/L1C User's Manual).

Note 2. In the PLL clock 48 MHz operation, the system clock is 2/4/8 dividing ratio.

Note 3. The number of outputs varies, depending on the setting of channels in use and the number of the master.

(2/2)

			(*)		
Item		80/85-pin	100-pin		
		R5F110Mx/R5F110Nx (x = E to H, J)	R5F110Px (x = E to H, J)		
Clock output/buzz	zer output	2	2		
		 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 M (Main system clock: fMAIN = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 I (Subsystem clock: fsuB = 32.768 kHz operation)) KHz, 8.192 kHz, 16.384 kHz, 32.768 kHz		
8/12-bit resolution	A/D converter	9 channels	13 channels		
D/A converter		2 channels	2 channels		
Comparator		1 channel	2 channels		
Serial interface		channel • Simplified SPI (CSI): 1 channel/UART: 1 chann • Simplified SPI (CSI): 1 channel/UART: 1 chann	 Simplified SPI (CSI): 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel Simplified SPI (CSI): 1 channel/UART: 1 channel/simplified I²C: 1 channel Simplified SPI (CSI): 1 channel/UART: 1 channel/simplified I²C: 1 channel Simplified SPI (CSI): 1 channel/UART: 1 channel/simplified I²C: 1 channel 		
I ² C bus		1 channel	1 channel		
USB	Function	1 cha	1 channel		
LCD controller/dr	iver	Internal voltage boosting method, capacitor split are switchable.	Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.		
Segm	ent signal output	44 (40) Note 1	56 (52) Note 1		
Comm	on signal output	4 (8)	4 (8) Note 1		
Data transfer con	troller (DTC)	32 sources	33 sources		
Event link control	ler (ELC)	Event input: 30, Event trigger output: 22	Event input: 31, Event trigger output: 22		
Vectored interrup	t Internal	36	37		
sources	External	9	9		
Key interrupt	I	8	8		
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution No Internal reset by RAM parity error Internal reset by illegal-memory access	te 2		
Power-on-reset circuit		 Power-on-reset: 1.51 ± 0.03 V Power-down-reset: 1.50 ± 0.03 V 	• Power-on-reset: 1.51 ± 0.03 V		
Voltage detector		 Rising edge: 1.67 V to 3.13 V (12 stages) Falling edge: 1.63 V to 3.06 V (12 stages) 			
On-chip debug fu	nction	Provided	Provided		
Power supply vol	tage	VDD = 1.6 to 3.6 V (TA = -40 to +85°C) VDD = 2.4 to 3.6 V (TA = -40 to +105°C)			
Operating ambier	nt temperature	TA = -40 to +85°C (A: Consumer applications), T	A = -40 to +105°C (G: Industrial applications)		

Note 1. The number in parentheses indicates the number of signal outputs when 8 coms are used.

Note 2. The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.



[80/85-pin, 100-pin products (without	USB)]
---------------------------------------	-------

(1/2)

		80/85-pin	100-pin			
	Item	R5F111Mx/R5F111Nx (x = E to H, J)	R5F111Px (x = E to H, J)			
Code flash memory	(KB)	64 to 256	64 to 256			
Data flash memory	. ,	8	8			
RAM (KB)		-				
. ,		8 to 16 ^{Note 1}	8 to 16 ^{Note 1}			
Memory space		1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main syst 1 to 20 MHz: VDD = 2.7 to 3.6 V, 1 to 8 MHz: VD	· · · /			
	High-speed on-chip oscillator clock	HS (high-speed main) operation mode: 1 to 24 MHz (VDD = 2.7 to 3.6 V), HS (high-speed main) operation mode: 1 to 16 MHz (VDD = 2.4 to 3.6 V, LS (low-speed main) operation mode: 1 to 8 MHz (VDD = 1.8 to 3.6 V), LV (low-voltage main) operation mode: 1 to 4 MHz (VDD = 1.6 to 3.6 V)				
Subsystem clock		XT1 (crystal) oscillation, external subsystem clock 32.768 kHz (TYP.): VDD = 1.6 to 3.6 V	input (EXCLKS)			
Low-speed on-chip	oscillator clock	15 kHz (TYP.): VDD = 1.6 to 3.6 V				
General-purpose re	gister	8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum instruction	execution time	0.04167 µs (High-speed on-chip oscillator clock: fHOCO = fIH = 24 MHz operation)				
		0.05 µs (High-speed system clock: fMX = 20 MHz operation)				
		30.5 μs (Subsystem clock: fsue = 32.768 kHz operation)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits Multiplication (8 bits x 8 bits, 16 bits x 16 bits), E Multiplication and Accumulation (16 bits x 16 bits Rotate, barrel shift, and bit manipulation (Set, re 	Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) s + 32 bits)			
I/O port	Total	63	81			
	CMOS I/O	55	73			
	CMOS input	5	5			
	CMOS output	1	1			
N-ch open-drain I/O (6 V tolerance)		2	2			
Timer 16-bit timer TAU 16-bit timer KB2		8 channels (with 1 channel remote control output function) (Timer outputs: 8, PWM outputs: 7 Note 2)				
		3 channels (PWM outputs: 6)				
	Watchdog timer	1 channel				
	12-bit interval timer	1 channel				
	Real-time clock 2	1 channel				
	RTC output	1 1 Hz (subsystem clock: fsuB = 32.768 kHz)				

Note 1. In the case of the 16 KB, this is about 15 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/L1C User's Manual).

Note 2. The number of outputs varies, depending on the setting of channels in use and the number of the master.



(2/2)

	Item	80/85-pin	100-pin			
	nem	R5F111Mx/R5F111Nx (x = E to H, J)	R5F111Px (x = E to H, J)			
Clock output/buzzer	output	2	2			
		(Main system clock: fMAIN = 20 MHz operation)	 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fMAIN = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fMIR = 22 768 kHz, appration) 			
8/12-bit resolution A	/D converter	11 channels	, 13 channels			
D/A converter		2 channels	2 channels			
Comparator		1 channel	2 channels			
Serial interface		 Simplified SPI (CSI): 1 channel/UART (UART s channel Simplified SPI (CSI): 1 channel/UART: 1 chann Simplified SPI (CSI): 1 channel/UART: 1 chann Simplified SPI (CSI): 1 channel/UART: 1 chann 	el/simplified I ² C: 1 channel			
I ² C bus		1 channel	1 channel			
LCD controller/driver		Internal voltage boosting method, capacitor split r are switchable.	Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.			
Segment	signal output	44 (40) Note 1	56 (52) Note 1			
Common	signal output	4 (8)	4 (8) Note 1			
Data transfer control	ller (DTC)	30 sources	31 sources			
Event link controller	(ELC)	Event input: 30, Event trigger output: 22	Event input: 31, Event trigger output: 22			
Vectored interrupt	Internal	32	33			
sources	External	9	9			
Key interrupt		8	8			
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution No Internal reset by RAM parity error Internal reset by illegal-memory access	ie 2			
Power-on-reset circuit		 Power-on-reset: 1.51 ± 0.03 V Power-down-reset: 1.50 ± 0.03 V 				
Voltage detector		 Rising edge: 1.67 V to 3.13 V (12 stages) Falling edge: 1.63 V to 3.06 V (12 stages) 				
On-chip debug function		Provided	Provided			
Power supply voltage		VDD = 1.6 to 3.6 V (TA = -40 to +85°C) VDD = 2.4 to 3.6 V (TA = -40 to +105°C)				
Operating ambient te	emperature	TA = -40 to +85°C (A: Consumer applications), TA	TA = -40 to +85°C (A: Consumer applications), TA = -40 to +105°C (G: Industrial applications)			

Note 1. The number in parentheses indicates the number of signal outputs when 8 coms are used.

Note 2. The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.



2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)

This chapter describes the electrical specifications for the products A: Consumer applications (TA = -40 to $+85^{\circ}C$) and G: Industrial applications (when used in the range of TA = -40 to $+85^{\circ}C$).

- Caution 1. The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L1C User's Manual.



2.1 **Absolute Maximum Ratings**

Absolute Maximum R	atings (TA	= 25°C)		(1/3)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to + 6.5	V
	UVBUS		-0.5 to + 6.5	V
	AVdd	AVDD ≤ VDD	-0.5 to + 4.6	V
REGC pin input voltage	VIREGC	REGC	-0.3 to + 2.8 and -0.3 to VDD + 0.3 ^{Note 1}	V
UREGC pin input voltage	VIUREGC	UREGC	-0.3 to UVBUS + 0.3 Note 2	V
Input voltage	VI1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, EXCLK, EXCLKS, RESET	-0.3 to VDD + 0.3 Note 3	V
	VI2	P60, P61 (N-ch open-drain)	-0.3 to + 6.5	V
	Vıз	UDP, UDM	-0.3 to + 6.5	V
	VI4	P150 to P156	-0.3 to AVDD + 0.3 Note 4	V
Output voltage	V01	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-0.3 to VDD + 0.3 Note 3	V
	V02	P150 to P156	-0.3 to AVDD + 0.3 Note 3	V
	V03	UDP, UDM	-0.3 to + 3.8	V
Analog input voltage	VAI1	ANI16 to ANI21	-0.3 to VDD + 0.3 and AVREF(+) + 0.3 ^{Notes 3, 5}	V
	VAI2	ANI0 to ANI6	-0.3 to AVDD + 0.3 and AVREF(+) + 0.3 Notes 3, 5	V

Absolute Maximum Ratings (TA = 25°C)

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Connect the UREGC pin to Vss via a capacitor (0.33 µF). This value regulates the absolute maximum rating of the UREGC pin. Do not use this pin with voltage applied to it.

Note 3. Must be 6.5 V or lower.

Note 4. Must be 4.6 V or lower.

Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin. Note 5.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



Absolute Ma	kimum Rat	ings (TA = 25°C)			(2/
Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	VLI1	VL1 input voltage	Note 1	-0.3 to +2.8	V
	VLI2	VL2 input voltage	VL2 input voltage Note 1		V
	VLI3	VL3 input voltage	VL3 input voltage Note 1		V
	VLI4	VL4 input voltage	Note 1	-0.3 to +6.5	V
	VLI5	CAPL, CAPH inpu	CAPL, CAPH input voltage Note 1		V
	VLO1	VL1 output voltage	9	-0.3 to +2.8	V
	VLO2	VL2 output voltage	3	-0.3 to +6.5	V
	VLO3	VL3 output voltage	9	-0.3 to +6.5	V
	VLO4	VL4 output voltage	9	-0.3 to +6.5	V
	VLO5	CAPL, CAPH outp	out voltage	-0.3 to +6.5	V
	VLO6	COM0 to COM7	External resistance division method	-0.3 to VDD + 0.3 Note 2	V
		SEG0 to SEG55	Capacitor split method	-0.3 to VDD + 0.3 Note 2	V
		output voltage	Internal voltage boosting method	-0.3 to VLI4 + 0.3 Note 2	V

Note 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to VSS via a capacitor (0.47 ± 30%) and connect a capacitor (0.47 ± 30%) between the CAPL and CAPH pins.

Note 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



Absolute Maximum Ratings (TA = 25°C)

(3/3)

					(3/3
Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	ЮН1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-40	mA
		Total of all	P40 to P46	-70	mA
		pins -170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-100	mA
	IOH2	Per pin	P150 to P156	-0.1	mA
		Total of all pins		-0.7	mA
	Юнз	Per pin	UDP, UDM	-3	mA
Output current, low	IOL1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	40	mA
		Total of all	P40 to P46	70	mA
		pins 170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	100	mA
	IOL2	Per pin	P150 to P156	0.4	mA
		Total of all pins		2.8	mA
	IOL3	Per pin	UDP, UDM	3	mA
Operating ambient	ТА	In normal c	peration mode	-40 to +85	°C
temperature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



2.2 Oscillator Characteristics

2.2.1 X1 and XT1 oscillator characteristics

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx)	Ceramic resonator/crystal resonator	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	1.0		20.0	MHz
Note		$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$	1.0		16.0	
		1.8 V ≤ VDD < 2.4 V	1.0		8.0	
		1.6 V ≤ VDD < 1.8 V	1.0		4.0	
XT1 clock oscillation frequency (fxT) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- Remark When using the X1 and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/L1C User's Manual.



2.2.2 On-chip oscillator characteristics

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fносо			1		48	MHz
High-speed on-chip oscillator		-20 to +85°C	1.8 V ≤ VDD ≤ 3.6 V	-1.0		+1.0	%
clock frequency accuracy			1.6 V ≤ VDD ≤ 1.8 V	-5.0		+5.0	%
		-40 to -20°C	1.8 V ≤ VDD < 3.6 V	-1.5		+1.5	%
			1.6 V ≤ VDD ≤ 1.8 V	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2.2.3 PLL oscillator characteristics

$(TA = -40 \text{ to } +85^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
PLL input frequency Note	fpllin	High-speed system clock	6.00		16.00	MHz
PLL output frequency Note	fpll			48.00		MHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.



2.3 DC Characteristics

2.3.1 Pin characteristics

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le AVDD = VDD \le 3.6 \text{ V}, \text{ Vss} = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Юн1	Per pin for P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143				-10.0 Note 2	mA
		Total of P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57,	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			-15.0	mA
			$1.8 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			-7.0	mA
	P140 (Whe	P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143 (When duty \leq 70% ^{Note 3})	1.6 V ≤ VDD < 1.8 V			-3.0	mA
		Per pin for P150 to P156	1.6 V ≤ VDD ≤ 3.6 V			-0.1 Note 2	mA
		Total of all pins	$1.6 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			-0.7	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

Note 2. However, do not exceed the total current value.

 Note 3.
 Specification under conditions where the duty factor ≤ 70%.

 The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IOH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 do not output high level in N-ch open-drain mode.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	IOL1	Per pin for P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143				20.0 Note 2	mA
		Per pin for P60 and P61				15.0 Note 2	mA
		Total of P40 to P46, P130	2.7 V ≤ VDD ≤ 3.6 V			15.0	mA
		(When duty ≤ 70% ^{Note 3})	1.8 V ≤ VDD < 2.7 V			9.0	mA
			1.6 V ≤ VDD < 1.8 V			4.5	mA
		Total of P00 to P07, P10 to P17, P20 to P27,	2.7 V ≤ VDD ≤ 3.6 V			35.0	mA
		P30 to P37, P50 to P57, P60, P61,	1.8 V ≤ VDD < 2.7 V			20.0	mA
		P70 to P77, P80 to P83, P125 to P127, P140 to P143 (When duty ≤ 70% ^{Note 3})	1.6 V ≤ VDD < 1.8 V			10.0	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})				50.0	mA
	IOL2	Per pin for P150 to P156				0.4 Note 2	mA
		Total of all pins	$1.6 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			2.8	mA

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

Note 2. However, do not exceed the total current value.

Note 3. Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression

(when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOL \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IOL = 10.0 mA

Total output current of pins = (10.0 × 0.7)/(80 × 0.01) ≈ 8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P140 to P143	Normal input buffer	0.8 Vdd		Vdd	V
	VIH2	P00, P01, P10, P11, P24, P25, P33, P34, P43, P44	TTL input buffer 3.3 V ≤ VDD ≤ 3.6 V	2.0		Vdd	V
			TTL input buffer 1.6 V ≤ VDD < 3.3 V	1.50		Vdd	V
	VIH3	P150 to P156	0.7 AVDD		AVdd	V	
VI	VIH4	P60, P61	0.7 Vdd		6.0	V	
	Vih5	P121 to P124, P137, EXCLK, EXCLKS,	RESET	0.8 Vdd		Vdd	V
Input voltage, low	VIL1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P140 to P143	Normal input buffer	0		0.2 VDD	V
	VIL2	P00, P01, P10, P11, P24, P25, P33, P34, P43, P44	TTL input buffer 3.3 V ≤ VDD ≤ 3.6 V	0		0.5	V
			TTL input buffer 1.6 V ≤ VDD < 3.3 V	0		0.32	V
	VIL3	P150 to P156	•	0		0.3 AVdd	V
	VIL4	P60, P61		0		0.3 Vdd	V
	VIL5	P121 to P124, P137, EXCLK, EXCLKS,	RESET	0		0.2 Vdd	V

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, VSS = 0 V)

Caution The maximum value of VIH of pins P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 is VDD, even in the N-ch open-drain mode.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	VOH1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57,	2.7 V ≤ VDD ≤ 3.6 V, IOH1 = -2.0 mA	Vdd - 0.6			V
		P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	1.8 V ≤ VDD ≤ 3.6 V, IOH1 = -1.5 mA	Vdd - 0.5			V
			1.6 V ≤ VDD < 3.6 V, IOH1 = -1.0 mA	Vdd - 0.5			V
	Voh2	P150 to P156	1.6 V ≤ VDD ≤ 3.6 V, IOH2 = -100 μA	AVDD - 0.5			V
	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57,	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL1 = 3.0 mA			0.6	V	
		P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL1 = 1.5 mA			0.4	V
			$1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL1 = 0.6 mA			0.4	V
			$1.6 \text{ V} \le \text{VDD} < 1.8 \text{ V},$ IOL1 = 0.3 mA			0.4	V
	Vol2	P150 to P156	1.6 V ≤ VDD ≤ 3.6 V, IOL2 = 400 μA			0.4	V
	Vol3	P60, P61	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL3 = 3.0 mA			0.4	V
			$1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL3 = 2.0 mA			0.4	V
			1.6 V ≤ VDD ≤ 1.8 V, IOL3 = 1.0 mA			0.4	V

(TA = -40 to +85°C,	$1.6 V \leq AVDD = VD$	$D \leq 3.6 \text{ V}, \text{ Vss} = 0 \text{ V}$
---------------------	------------------------	---

Caution P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 do not output high level in N-ch open-drain mode.



Items	Symbol	ol Conditions				TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, RESET	VI = VDD				1	μA
	ILIH2	P20, P21, P140 to P143	VI = VDD			1	μA	
	Ілнз	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator connection			10	μA
	ILIH4	P150 to P156	VI = AVDI			1	μA	
Input leakage current, low	ILIL1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, RESET	VI = VSS				-1	μA
	ILIL2	P20, P21, P140 to P143	VI = VSS				-1	μA
	Ilil3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
	ILIL4	P150 to P156	VI = AVSS				-1	μA
On-chip pull-up	RU1	P00 to P07, P10 to P17, P20 to P27,	VI = VSS	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	10	20	100	kΩ
resistance		P30 to P37, P50 to P57, P70 to P77, P140 to P143, P125 to P127		$1.6 \text{ V} \leq \text{VDD} \leq 2.4 \text{ V}$	10	30	100	
	RU2	P40 to P46, P80 to P83	VI = VSS		10	20	100	kΩ

(TA = -40 to +85°C	, 1.6 V ≤ AVDD = VD	$D \leq 3.6 \text{ V}, \text{ Vss} = 0 \text{ V}$
--------------------	---------------------	---



(1/2)

2.3.2 Supply current characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter Symbol Conditions MIN. TYP. MAX Unit 2.8 Supply IDD1 Operating HS fHOCO = 48 MHz Note 3, Basic VDD = 3.6 V2.2 mΑ (high-speed main) current Note mode operation fIH = 24 MHz Note 3 VDD = 3.0 V 2.2 2.8 mode Note 5 Normal VDD = 3.6 V 4.4 8.5 operation VDD = 3.0 V4.4 8.5 fHOCO = 24 MHz Note 3. Basic VDD = 3.6 V 2.0 2.6 operation fIH = 24 MHz Note 3 VDD = 3.0 V2.0 2.6 VDD = 3.6 V42 68 Normal operation VDD = 3.0 V 4.2 6.8 VDD = 3.6 V fHOCO = 16 MHz Note 3, Normal 3.1 4.9 operation fIH = 16 MHz Note 3 VDD = 3.0 V 3.1 4.9 IS fHOCO = 8 MHz Note 3, Normal VDD = 3.0 V 1.4 2.2 mΑ (low-speed main) fIH = 8 MHz Note 3 operation VDD = 2.0 V1.4 2.2 mode Note 5 IV VDD = 3.0 V 1.3 1.8 fHOCO = 4 MHz Note 3, Normal mΑ (low-voltage main) fIH = 4 MHz Note 3 operation VDD = 2.0 V1.3 1.8 mode Note 5 HS fmx = 20 MHz Note 2, Normal Square wave input 3.5 5.5 mΑ (high-speed main) VDD = 3.6 V operation Resonator connection 3.6 5.7 mode Note 5 fMX = 20 MHz Note 2, 3.5 Normal 5.5 Square wave input VDD = 3.0 V operation Resonator connection 3.6 5.7 Normal 2.9 4.5 fMX = 16 MHz Note 2, Square wave input VDD = 3.6 V operation 3.1 4.6 Resonator connection fMX = 16 MHz Note 2, Normal 2.9 4.5 Square wave input VDD = 3.0 V operation Resonator connection 3.1 4.6 fMX = 10 MHz Note 2, Normal Square wave input 2.1 3.2 VDD = 3.6 V operation Resonator connection 2.2 3.2 2.1 3.2 fMX = 10 MHz Note 2. Normal Square wave input VDD = 3.0 V operation Resonator connection 2.2 3.2 LS fMX = 8 MHz Note 2, Normal Square wave input 1.2 2.0 mΑ (low-speed main) operation VDD = 3.6 VResonator connection 1.3 2.0 mode Note 5 fMX = 8 MHz Note 2. Normal Square wave input 1.2 2.1 VDD = 3.0 Voperation Resonator connection 1.3 22 HS fPLL = 48 MHz,Normal VDD = 3.6 V 4.7 7.5 mΑ (High-speed main) fCLK = 24 MHz Note 2 operation VDD = 3.0 V 4.7 7.5 mode fPLL = 48 MHz, Normal VDD = 3.6 V 3.1 5.1 (PLL operation) fCLK = 12 MHz Note 2 operation VDD = 3.0 V 3.1 5.1 fp11 = 48 MHz VDD = 3.6 V23 39 Normal fCLK = 6 MHz Note 2 operation VDD = 3.0 V 2.3 3.9 Subsystem clock fSUB = 32.768 kHz Note 4 Normal Square wave input 4.6 6.9 μΑ operation $TA = -40^{\circ}C$ operation Resonator connection 47 69 fSUB = 32.768 kHzNote 4 Normal Square wave input 4.9 7.0 TA = +25°C operation 5.0 7.2 Resonator connection 5.2 fSUB = 32.768 kHzNote 4 Normal Square wave input 76 TA = +50°C operation Resonator connection 5.2 7.7 fSUB = 32.768 kHzNote 4 Normal Square wave input 5.5 9.3 $T_{A} = +70^{\circ}C$ operation Resonator connection 5.6 9.4 Normal 13.3 fSUB = 32.768 kHzNote 4 Square wave input 6.2 TA = +85°C operation 6.2 Resonator connection 13.4

(Notes and Remarks are listed on the next page.)



	RL78/L1C	2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)
<r></r>	Note 1.	Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, or Vss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes. • The currents in the "TYP." column do not include the operating currents of the peripheral modules.
		 The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into LCD controller/driver, A/D converter, D/A converter, comparator, LVD circuit, USB 2.0 function module, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten. In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating
		currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.
	Note 2.	When high-speed on-chip oscillator and subsystem clock are stopped.
	Note 3.	When high-speed system clock and subsystem clock are stopped.
<r></r>	Note 4.	When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
	Note 5.	Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
		HS (high-speed main) mode: 2.7 V ≤ VDD ≤ 3.6 V@1 MHz to 24 MHz
		2.4 V ≤ VDD ≤ 3.6 V@1 MHz to 16 MHz
		LS (low-speed main) mode: 1.8 V ≤ VDD ≤ 3.6 V@1 MHz to 8 MHz
		LV (low-voltage main) mode $1.6 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}@1 \text{ MHz}$ to 4 MHz
	Remark 1	. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
	Remark 2	P. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
	Remark 3	B. file: Main system clock source frequency when the high-speed on-chip oscillator clock divided 1, 2, 4, or 8, or the PLL

- clock divided by 2, 4, or 8 is selected (24 MHz max.) **Remark 4.** fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



(TA = -40 to +85°C, 1.6 V \leq VDD \leq 3.6 V, Vss = 0 V)

(2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT mode	HS (high-speed main)	fHOCO = 48 MHz Note 4,	VDD = 3.6 V		0.77	2.70	mA
current	Note 2		mode Note 6	fIH = 24 MHz Note 4	VDD = 3.0 V		0.77	2.70	
lote 1				fHOCO = 24 MHz Note 4,	VDD = 3.6 V		0.55	1.91	
				fIH = 24 MHz Note 4	VDD = 3.0 V		0.55	1.90	
				fHOCO = 16 MHz Note 4,	VDD = 3.6 V		0.48	1.41	
				fIH = 16 MHz Note 4	VDD = 3.0 V		0.47	1.41	
			LS (low-speed main) mode Note 6	fHOCO = 8 MHz ^{Note 4} , fIH = 8 MHz ^{Note 4}	VDD = 3.0 V		300	770	μA
					VDD = 2.0 V		300	770	
			LV (low-voltage main) mode Note 6	$fHOCO = 4 \text{ MHz } ^{\text{Note 4}},$ $fIH = 4 \text{ MHz } ^{\text{Note 4}}$	VDD = 3.0 V		440	770	μA
					VDD = 2.0 V		440	770	
			HS (high-speed main)	fMX = 20 MHz Note 3,	Square wave input		0.35	1.63	m/
			mode Note 6	VDD = 3.6 V	Resonator connection		0.51	1.68	
				fmx = 20 MHz Note 3,	Square wave input		0.34	1.63	
				VDD = 3.0 V	Resonator connection		0.51	1.68	
				fmx = 16 MHz ^{Note 3} , VDD = 3.6 V	Square wave input		0.30	1.22	-
					Resonator connection		0.45	1.39	
				fMX = 16 MHz Note 3, VDD = 3.0 V fMX = 10 MHz ^{Note 3} , VDD = 3.6 V	Square wave input		0.29	1.20	
					Resonator connection		0.45	1.38	
					Square wave input		0.23	0.82	
					Resonator connection		0.30	0.90	
				fMX = 10 MHz Note 3, VDD = 3.0 V	Square wave input		0.22	0.81	
					Resonator connection		0.30	0.89	
			LS (low-speed main) mode ^{Note 6}	fMx = 8 MHz Note 3, Square wave input VDD = 3.0 V Resonator connection	Square wave input		120	510	μ
					Resonator connection		170	560	-
				fMX = 8 MHz Note 3, VDD = 2.0 V	Square wave input		130	520	
					Resonator connection		170	570	
			HS (High-speed main) mode (PLL operation)	fMX = 48 MHz, fCLK = 24 MHz ^{Note 3} fMX = 48 MHz, fCLK = 12 MHz ^{Note 3}	VDD = 3.6 V		0.99	2.89	mA
					VDD = 3.0 V		0.99	2.88	
					VDD = 3.6 V		0.89	2.48	
					VDD = 3.0 V		0.89	2.47	
				fMX = 48 MHz, fCLK = 6 MHz ^{Note 3}	VDD = 3.6 V		0.84	2.27	
					VDD = 3.0 V		0.84	2.27	
			Subsystem clock operation	fsub = 32.768 kHz ^{Note 5} TA = -40°C	Square wave input		0.32	0.61	μA
					Resonator connection		0.51	0.80	
				fSUB = 32.768 kHz Note 5	Square wave input		0.41	0.74	
				TA = +25°C	Resonator connection		0.62	0.91	
				fSUB = 32.768 kHz Note 5			0.52	2.30	
				TA = +50°C	Resonator connection		0.75	2.49	
				fSUB = 32.768 kHz Note 5	· · ·		0.82	4.03	
				TA = +70°C	Resonator connection		1.08	4.22	
				fsub = 32.768 kHz ^{Note 5} TA = +85°C	Square wave input		1.38	8.04	
	la	0707		IA = TOJ U	Resonator connection		1.62	8.23	<u> </u>
	IDD3	STOP mode Note 7	T _A = -40°C				0.18	0.52	μA
			TA = +25°C				0.25	0.52	
			TA = +50°C				0.34	2.21	
			TA = +70°C				0.64	3.94	
			TA = +85°C				1.18	7.95	

(Notes and Remarks are listed on the next page.)



	RL78/L1C	2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)						
<r></r>	Note 1.	 Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes. The currents in the "TYP." column do not include the operating currents of the peripheral modules. The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into LCD controller/driver, A/D converter, D/A converter, comparator, LVD circuit, USB 2.0 function module, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten. In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2. In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. 						
	Note 2.	During HALT instruction execution by flash memory.						
	Note 3.	When high-speed on-chip oscillator and subsystem clock are stopped.						
	Note 4.	When high-speed system clock and subsystem clock are stopped.						
<r></r>	Note 5.	When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).						
	Note 6.	Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: 2.7 V ≤ VDD ≤ 3.6 V@1 MHz to 24 MHz LS (low-speed main) mode: 1.8 V ≤ VDD ≤ 3.6 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V ≤ VDD ≤ 3.6 V@1 MHz to 4 MHz						
	Note 7.	Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.						
	Remark 3.	 fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.) fH: Main system clock source frequency when the high-speed on-chip oscillator clock divided 1, 2, 4, or 8, or the PLL clock divided by 2, 4, or 8 is selected (24 MHz max.) 						
<r></r>	Remark 4. Remark 5.	fSUB: Subsystem clock frequency (XT1 clock oscillation frequency) Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C						



Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	IFIL Note 1						0.20		μA
RTC2 operating current	IRTC Notes 1, 3								μA
12-bit interval timer operating current	ITMKA Notes 1, 2, 4						0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fı∟ = 15 kHz	fiL = 15 kHz						μA
A/D converter operating current	IADC Notes 6, 7	AVDD = 3.0 V, when conversion at maximum speed					422	720	μA
AVREF (+) current	IAVREF	AVDD = 3.0 V, ADR	EFP1 = 0, ADREFP0 =	0 Note 7			14.0	25.0	μA
	Note 8	AVREFP = 3.0 V, AI	DREFP1 = 0, ADREFP0	= 1 Note 10			14.0	25.0	
		ADREFP1 = 1, AD	REFP0 = 0 Note 1				14.0	25.0	
A/D converter reference voltage current	IADREF Notes 1, 9	VDD = 3.0 V					75.0		μA
Temperature sensor operating current	ITMPS Note 1						78		μA
D/A converter operating current	IDAC Notes 1, 11	Per D/A converter channel					0.53	1.5	mA
Comparator	ICMP Notes 1, 12	VDD = 3.6 V,	Window mode				12.5		μA
operating current		Regulator output voltage = 2.1 V	Comparator high-speed mode				4.5		μΑ
			Comparator low-speed mode				1.2		μA
		VDD = 3.6 V, Regulator output voltage = 1.8 V	Window mode				7.05		μA
			Comparator high-speed mode				2.2		μA
			Comparator low-speed	I mode			0.9		μA
LVD operating current	ILVI Notes 1, 13						0.06		μA
Self-programming operating current	IFSP Notes 1, 14						2.50	12.20	mA
BGO operating current	IBGO Notes 1, 15						1.68	12.20	mA
SNOOZE	ISNOZ Note 1	NOZ Note 1 ADC operation The mode is performed Note 16				0.34	1.10	mA	
operating current			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V				0.53	2.04	
		Simplified SPI (CS	I)/UART operation				0.70	1.54	mA
LCD operating current	ILCD1 Notes 17, 18	External resistance division method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.6 V, Lv4 = 3.6 V		0.14		μA
	ILCD2 Note 17	Internal voltage boosting method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, LV4 = 3.0 V (VLCD = 04H)		0.61		μA
	ILCD3 Note 17	Capacitor split method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, LV4 = 3.0 V		0.12		μA
USB current	IUSB Note 20	Operating current during USB communication					4.88		mA
Note 19	IUSB Note 21	Operating current in the USB suspended state					0.04		mA

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

(Notes and Remarks are listed on the next page.)

Note 1.	Current flowing to VDD.
Note 2.	When high speed on-chip oscillator and high-speed system clock are stopped.
Note 3.	Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the
	XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC,
	when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,
	IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock 2.

- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the 12-bit interval timer.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing to the AVDD.
- Note 8. Current flowing from the reference voltage source of A/D converter.
- Note 9. Operation current flowing to the internal reference voltage.
- Note 10 Current flowing to the AVREFP.
- Current flowing only to the D/A converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and Note 11. IDA when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates in the Operating, HALT or STOP mode.
- Note 13. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.
- Note 14. Current flowing only during self-programming.
- Note 15. Current flowing only during data flash rewrite.
- Note 16. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/L1C User's Manual.
- Note 17. Current flowing only to the LCD controller/driver (VDD pin). The current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
- Note 18. Not including the current that flows through the external divider resistor divider resistor.
- Note 19. Current flowing to the UVBUS.
- Note 20. Including the operating current when fPLL = 48 MHz.
- Including the current supplied from the pull-up resistor of the UDP pin to the pull-down resistor of the host device, in Note 21. addition to the current consumed by this MCU during the suspended state.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fCLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



2.4 **AC Characteristics**

Basic operation 2.4.1

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle	Тсү	Main system	HS (high-speed main)	2.7 V ≤ VDD ≤ 3.6 V	0.0417		1	μs
(minimum instruction		clock (fmain)	mode	2.4 V ≤ VDD < 2.7 V	0.0625		1	μs
execution time)		operation	LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V	0.125		1 1 1 1 1 1 0.5 31.3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 20.0 16.0 8.0	μs
			LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 3.6 V	0.25		1	μs
		Subsystem clo	ock (fSUB) operation	1.8 V ≤ VDD ≤ 3.6 V	28.5	30.5	31.3	μs
		In the self-	HS (high-speed main)	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0.0417		1	μs
xternal main system		programming	mode	$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$	0.0625		1	μs
	mode	μs						
			, , ,	1.8 V ≤ VDD ≤ 3.6 V	0.25		1	μs
External main system	fEX	2.7 V ≤ VDD ≤ 3.6 V			1.0		20.0	MHz
clock frequency		2.4 V ≤ VDD <	2.7 V		1.0		16.0	MHz
		1.8 V ≤ VDD <	2.4 V		1.0		8.0	MHz
		$1.6 V \leq VDD <$	1.8 V		1.0		4.0	MHz
	fext				32		35	kHz
External main system	texh,	2.7 V ≤ VDD ≤	3.6 V		24		1 μs 1 μs 1 μs 31.3 μs 1 μs 20.0 MHz 8.0 MHz 4.0 MHz	
struction cycle ninimum instruction kecution time) xternal main system ock frequency f xternal main system ock input high-level tidth, low-level width t t t t t t	tEXL	$2.4 \text{ V} \leq \text{VDD} <$	2.7 V		30			ns
width, low-level width		1.8 V ≤ VDD <	2.4 V		60	1 μs 1 μs 1 μs 30.5 31.3 μs 30.5 31.3 μs 1 μs	ns	
		1.6 V ≤ VDD <	1.8 V		120			ns
	tEXHS, tEXLS				13.7			μs
TI00 to TI07 input high-level width, low-level width	t⊤iH, t⊤iL				1/fмск + 10			ns

Remark fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 7))




(TA = -40 to +85°C, 1.6 V ≤ A	Vdd = Vd	D ≤ 3.6 V, Vss = 0 V)					(2/2)
Items	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
TO00 to TO07, TKBO00,	fто	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
TKBO01, TKBO10, TKBO11,			$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			8	MHz
TKBO20, TKBO21 output frequency		LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V			4	MHz
output nequency		LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 3.6 V			2	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
frequency			$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			8	MHz
		LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V			4	MHz
		LV (low-voltage main) mode	1.8 V ≤ VDD ≤ 3.6 V			2	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INTP7	1.6 V ≤ VDD ≤ 3.6 V	1			μs
Key interrupt input low-level	tKR	1.8 V ≤ VDD ≤ 3.6 V	1	250			ns
width		1.6 V ≤ VDD < 1.8 V		1			μs
TMKB2 forced output stop input	tihr	INTP0 to INTP7	fclk > 16 MHz	125			ns
high-level width			fc∟κ ≤ 16 MHz	2			fCLK
RESET low-level width	tRSL			10			μs

.....



Minimum Instruction Execution Time during Main System Clock Operation


TCY vs VDD (HS (high-speed main) mode)



Supply voltage VDD [V]



TCY vs VDD (LS (low-speed main) mode)




— When the high-speed on-chip oscillator clock is selected


- - During self programming

----- When high-speed system clock is selected


TCY vs VDD (LV (low-voltage main) mode)














2.5 **Peripheral Functions Characteristics**

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode) (TA = -40 to +85°C, 1.6 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	HS (higl	h-speed main) Mode	LS (lov	v-speed main) Mode	`	ltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer		2.7 V ≤ VDD ≤ 3.6 V		fMCK/6 Note 2		fмск/6		fмск/6	bps
rate ^{Note 1}	ite Note 1	Theoretical value of the maximum transfer rate fMCK = fCLK ^{Note 3}		4.0		1.3		0.6	Mbps
	2.4 V ≤ VDD ≤ 3.6 V		fMCK/6 Note 2		fмск/6		fмск/6	bps	
		Theoretical value of the maximum transfer rate fMCK = fCLK ^{Note 3}		2.6		1.3		0.6	Mbps
		1.8 V ≤ VDD ≤ 3.6 V				fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK ^{Note 3}		_		1.3		0.6	Mbps
		1.6 V ≤ VDD ≤ 3.6 V		_		_		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK ^{Note 3}		_		_		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

Note 2. The following conditions are required for low voltage interface.

2.4 V ≤ VDD < 2.7 V: MAX. 2.6 Mbps 1.8 V ≤ VDD < 2.4 V: MAX. 1.3 Mbps

1.6 V ≤ VDD < 1.8 V: MAX. 0.6 Mbps

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:


HS (high-speed main) mode: 24 MHz (2.7 V
$$\leq$$
 VDD \leq 3.6 V)
16 MHz (2.4 V \leq VDD \leq 3.6 V)

LS (low-speed main) mode:	8 MHz (1.8 V \leq VDD \leq 3.6 V)
LV (low-voltage main) mode:	4 MHz (1.6 V ≤ VDD ≤ 3.6 V)


Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol	с	onditions	HS (high-spee Mode		LS (low-spee Mode		LV (low-voltag Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tKCY1 ≥ fCLK/2 2.7 V ≤ VDD ≤ 3.6 V		167		250		500		ns
SCKp high-/ low-level width	tKL1	2.7 V ≤ V _{DD} ≤	$2.7 V \leq VDD \leq 3.6 V$			tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 1}	tSIK1	2.7 V ≤ V _{DD} ≤	2.7 V ≤ V _{DD} ≤ 3.6 V			110		110		ns
SIp hold time (from SCKp↑) Note 2	tKSI1	2.7 V ≤ V _{DD} ≤	3.6 V	10		10		10		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tKSO1	C = 20 pF Note 4	1		10		10		10	ns

$(T_A = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 2)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

(3) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

Parameter	Sym bol	C	onditions	HS (high-spee Mode	d main)	LS (low-speed Mode	ł main)	LV (low-voltage Mode	e main)	Unit
	001			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tKCY1 ≥ fCLK/4	2.7 V ≤ VDD ≤ 3.6 V	167		500		1000		ns
			2.4 V ≤ VDD ≤ 3.6 V	250		500		1000		ns
			1.8 V ≤ VDD ≤ 3.6 V	—		500		1000		ns
			1.6 V ≤ VDD ≤ 3.6 V	—		—		1000		ns
SCKp high-/	tKH1,	2.7 V ≤ VDD ≤ 3	3.6 V	tkcy1/2 - 18		tkcy1/2 - 50		tkcy1/2 - 50		ns
low-level width	tKL1	$2.4 \text{ V} \leq \text{VDD} \leq 3$	3.6 V	tkcy1/2 - 38		tkcy1/2 - 50		tkcy1/2 - 50		ns
		1.8 V ≤ VDD ≤ 3	3.6 V	—		tkcy1/2 - 50		tkcy1/2 - 50		ns
		1.6 V ≤ VDD ≤ 3.6 V		—		—		tkcy1/2 - 100		ns
SIp setup time	tSIK1	2.7 V ≤ VDD ≤ 3	3.6 V	44		110		110		ns
(to SCKp↑) ^{Note 1}		$2.4 \text{ V} \leq \text{VDD} \leq 3$	3.6 V	75		110		110		ns
		1.8 V ≤ VDD ≤ 3	3.6 V	—		110		110		ns
		1.6 V ≤ VDD ≤ 3	3.6 V	—		—		220		ns
SIp hold time	tKSI1	$2.4 \text{ V} \leq \text{VDD} \leq 3$	3.6 V	19		19		19		ns
(from SCKp [↑]) Note 2		1.8 V ≤ VDD ≤ 3	8.6 V	—		19		19		ns
		1.6 V ≤ VDD ≤ 3	3.6 V	—		—		19		ns
Delay time from	tKSO1	C = 30 pF	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		25		50		50	ns
SCKp↓ to SOp output Note 3		Note 4	2.4 V ≤ VDD ≤ 3.6 V		25		50		50	ns
1000			1.8 V ≤ VDD ≤ 3.6 V		_		50		50	ns
			1.6 V ≤ VDD ≤ 3.6 V		-		—		50	ns

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



RL78/L1C

(4) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	Cond	itions	HS (high-s main) M	•	LS (low-spee Mode	'	LV (low-voltag Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tKCY2	$2.7 \text{ V} \leq \text{VDD} < 3.6 \text{ V}$	fмск > 16 MHz	8/fмск		—		_		ns
time Note 5			fмск ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		2.4 V ≤ VDD < 3.6 V		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		1.8 V ≤ VDD < 3.6 V		—		6/fмск and 750		6/fмск and 750		ns
	PCKp bigb / truip truip	1.6 V ≤ VDD < 3.6 V		—		—		6/fмск and 1500		ns
SCKp high-/	tKH2, tKL2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tKCY2/2 - 8		tkcy2/2 - 8		tkcy2/2 - 8		ns
low-level width		1.8 V ≤ VDD ≤ 3.6 V		—		tксү2/2 - 18		tKCY2/2 - 18		ns
		1.6 V ≤ VDD ≤ 3.6 V		—		—		tKCY1/2 - 66		ns
SIp setup time	tSIK2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
(to SCKp↑) Note 1		$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		1.8 V ≤ VDD < 3.6 V		_		1/fмск + 30		1/fмск + 30		ns
		1.6 V ≤ VDD < 3.6 V		—		—		1/fмск + 40		ns
SIp hold time	tKSI2	$2.4 \text{ V} \leq \text{VDD} < 3.6 \text{ V}$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
(from SCKp↑) Note 2		1.8 V ≤ VDD < 3.6 V		—		1/fмск + 31		1/fMCK + 31		ns
1010 2		1.6 V ≤ VDD < 3.6 V		—		—		1/fмск + 250		ns
Delay time from SCKp↓ to	tKSO2	C = 30 pF Note 4	2.7 V ≤ VDD ≤ 3.6 V		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
SOp output Note 3			$2.4 \text{ V} \leq \text{VDD} < 3.6 \text{ V}$		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			1.8 V ≤ VDD < 3.6 V		—		2/fмск + 110		2/fмск + 110	ns
			1.6 V ≤ VDD < 3.6 V		—		_		2/fмск + 220	ns

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


- **Note 4.** C is the load capacitance of the SOp output lines.
- Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))




Simplified SPI (CSI) mode connection diagram (during communication at same potential)



Remark 1. p: CSI number (p = 00, 10, 20, 30)


Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)





Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 10, 20, 30) **Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(5) During communication at same potential (simplified I²C mode)

Parameter	Symbol	Conditions	HS (high-spee Mode	-	LS (low-spee Mode	'	LV (low-voltag Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fSCL	2.7 V \leq VDD \leq 3.6 V, Cb = 50 pF, Rb = 2.7 kΩ		1000 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ Rb} = 3 \text{ k}\Omega$		400 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{VDD} < 2.7 \text{ V},$ Cb = 100 pF, Rb = 5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} < 1.8 \text{ V}, \\ \text{Cb} = 100 \text{ pF}, \text{ Rb} = 5 \text{ k}\Omega \end{array}$						250	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 2.7 \ V \leq VDD \leq 3.6 \ V, \\ Cb = 50 \ pF, \ Rb = 2.7 \ k\Omega \end{array}$	475		1150		1150		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ Vdd} \leq 3.6 \mbox{ V}, \\ \mbox{ Cb} = 100 \mbox{ pF}, \mbox{ Rb} = 3 \mbox{ k}\Omega \end{array}$	1150		1150		1150		ns
		$\begin{array}{l} 1.8 \text{ V} \leq \text{VDD} < 2.7 \text{ V}, \\ \text{Cb} = 100 \text{ pF}, \text{ Rb} = 5 \text{ k}\Omega \end{array}$	1550		1550		1550		ns
		$1.6 V \le VDD < 1.8 V,$ Cb = 100 pF, Rb = 5 kΩ	_		_		1850		ns
Hold time when SCLr = "H"	thigh	$\begin{array}{l} 2.7 \ V \leq VDD \leq 3.6 \ V, \\ Cb = 50 \ pF, \ Rb = 2.7 \ k\Omega \end{array}$	475		1150		1150		ns
		1.8 V \leq VDD \leq 3.6 V, Cb = 100 pF, Rb = 3 kΩ	1150		1150		1150		ns
		$1.8 V \le VDD < 2.7 V,$ Cb = 100 pF, Rb = 5 kΩ	1550		1550		1550		ns
		$1.6 V \le VDD < 1.8 V,$ Cb = 100 pF, Rb = 5 kΩ	_		_		1850		ns
Data setup time (reception)	tsu: DAT	$2.7 V \le VDD \le 3.6 V$, Cb = 50 pF, Rb = 2.7 k Ω	1/fмск + 85 Note 2		1/fмск + 145 Note 2		1/fMCK + 145 Note 2		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{Vdd} \leq 3.6 \mbox{ V}, \\ \mbox{Cb} = 100 \mbox{ pF}, \mbox{ Rb} = 3 \mbox{ k}\Omega \end{array}$	1/fмск + 145 Note 2		1/fмск + 145 Note 2		1/fмск + 145 Note 2		ns
		$1.8 V \le VDD < 2.7 V,$ Cb = 100 pF, Rb = 5 kΩ	1/fмск + 230 Note 2		1/fмск + 230 Note 2		1/fмск + 230 Note 2		ns
		$\label{eq:VDD} \begin{array}{l} 1.6 \mbox{ V} \leq \mbox{ Vdd} < 1.8 \mbox{ V}, \\ \mbox{ Cb} = 100 \mbox{ pF}, \mbox{ Rb} = 5 \mbox{ k}\Omega \end{array}$	_		_		1/fмск + 290 Note 2		ns
Data hold time (transmission)	thd: dat	2.7 V ≤ VDD ≤ 3.6 V, Cb = 50 pF, Rb = 2.7 kΩ	0	305	0	305	0	305	ns
		$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ Cb = 100 pF, Rb = 3 kΩ	0	355	0	355	0	355	ns
		$1.8 \text{ V} \leq \text{VDD} < 2.7 \text{ V},$ $Cb = 100 \text{ pF}, \text{ Rb} = 5 \text{ k}\Omega$	0	405	0	405	0	405	ns
		1.6 V ≤ VDD < 1.8 V, Cb = 100 pF, Rb = 5 kΩ			_		0	405	ns

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$


Note 1. The value must be equal to or less than fMCK/4.

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).



Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- **Remark 1.** $Rb[\Omega]$: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance **Remark 2.** r: IIC number (r = 00, 10, 20, 30), g: PIM number (g = 0 to 3),
- h: POM number (h = 0 to 3)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



(1/2)

(6) Communication at different potential (1.8 V, 2.5 V) (UART mode)

(TA = -40 to +85°C	$1.8 V \le VDD \le 3.6 V. VSS = 0 V$

Parameter	Symbol	hbol Conditions HS (high-speed main) LS (low-speed main) Mode Mode		. ,	LV (low	-voltage main) Mode	Unit			
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Notes 1, 2	reception	$2.7 V \le VDD \le 3.6 V$, $2.3 V \le Vb \le 2.7 V$		fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps	
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3		0.6	Mbps
			$1.8 V \le VDD < 3.3 V,$ $1.6 V \le Vb \le 2.0 V$		fMCK/6 Notes 1, 2, 3		fмск/6 Notes 1, 2, 3		fмск/6 Notes 1, 2, 3	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4,800 bps only.

Note 2. Use it with $VDD \ge Vb$.

Note 3.The following conditions are required for low voltage interface. $2.4 V \le VDD < 2.7 V$:MAX. 2.6 Mbps $1.8 V \le VDD < 2.4 V$:MAX. 1.3 Mbps

1.6 V \leq VDD < 1.8 V:</th>MAX. 0.6 MbpsNote 4.The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:
HS (high-speed main) mode:24 MHz (2.7 V \leq VDD \leq 3.6 V)
16 MHz (2.4 V \leq VDD \leq 3.6 V)

```
      LS (low-speed main) mode: 8 MHz (1.8 V \le VDD \le 3.6 V) \\ LV (low-voltage main) mode: 4 MHz (1.6 V \le VDD \le 3.6 V)
```

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



(6) Communication at different potential (1.8 V, 2.5V) (UART mode)

(TA = -40	to +85°	C, 1.8 ≤ VD	D ≤ 3.6 V, Vss = 0 V)							(2/2)
Parameter	Symbol		Conditions		HS (high-speed main) Mode		speed main) ⁄lode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 2			$2.7 V \le V_{DD} \le 3.6 V$, $2.3 V \le V_{b} \le 2.7 V$		Note 1		Note 1		Note 1	bps
	ate note 2	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$		1.2 Note 2		1.2 Note 2		1.2 Note 2	Mbps	
			$1.8 V \le V_{DD} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$		Notes 3, 4		Notes 3, 4		Notes 3, 4	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$		0.43 Note 5		0.43 Note 5		0.43 Note 5	Mbps

$(T_A = -40 \text{ to } +85^{\circ}\text{C} + 1.8 \le \text{V}_{DD} \le 3.6 \text{ V} \text{ V}_{SS} = 0.\text{V})$

Note 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 2.7 V \leq VDD < 3.6 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate =

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$

1

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate } \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

This value as an example is calculated when the conditions described in the "Conditions" column are met. Note 2. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

1

Note 3. Use it with $VDD \ge Vb$.


Note 4. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 1.8 V \leq VDD < 3.3 V and 1.6 V \leq Vb \leq 2.0 V


Maximum transfer rate =
$$\frac{1.5}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate } \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$


* This value is the theoretical value of the relative difference between the transmission and reception sides.

- Note 5. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.





UART mode bit width (during communication at different potential) (reference)



- **Remark 1.** Rb[Ω]: Communication line (TxDq) pull-up resistance, Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



(7) Communication at different potential (2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	HS (high-spee Mode	d main)	LS (low-speed Mode	d main)	LV (low-voltage Mode	e main)	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tĸcy1 ≥ fc∟ĸ/2	$2.7V \le V_{DD} < 3.6 V,$ $2.3 V \le V_b \le 2.7 V,$ $C_b = 20 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega$	300		1150		1150		ns
SCKp high-level width	tКH1	$\begin{array}{l} 2.7 \; V \leq V \text{DD} < 3.6 \; \text{V}, \\ 2.3 \; V \leq V \text{b} \leq 2.7 \; \text{V}, \\ \text{Cb} = 20 \; \text{pF}, \; \text{Rb} = 2.7 \; \text{k} \Omega \end{array}$		tксү1/2 - 120		tксү1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	tKL1	$2.7 V \le VDD < 3.6 V,$ $2.3 V \le Vb \le 2.7 V,$ $Cb = 20 pF, Rb = 1.4 k\Omega$		tксү1/2 - 10		tKCY1/2 - 50		tKCY1/2 - 50		ns
SIp setup time (to SCKp↑) Note 1	tSIK1	$2.7 V \le VDD <$ $2.3 V \le Vb \le 2$ Cb = 20 pF, Rb		121		479		479		ns
SIp hold time (from SCKp↑) Note 1	tKSI1	$2.7 V \le VDD <$ $2.3 V \le Vb \le 2$ Cb = 20 pF, Rb		10		10		10		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tKSO1	$2.7 V \le VDD <$ 2.3 V $\le Vb \le 2$ Cb = 20 pF, Rb			130		130		130	ns
SIp setup time (to SCKp↓) ^{Note 2}	tSIK1	$2.7 V \le VDD < 2.3 V \le Vb \le 2.0 Cb = 20 pF, Rb$	7 V,	33		110		110		ns
SIp hold time (from SCKp↓) ^{Note 2}	tKSI1	$2.7 V \le VDD < 2.3 V \le Vb \le 2.$ Cb = 20 pF, Rb	7 V,	10		10		10		ns
Delay time from SCKp↑ to SOp output ^{Note 2}	tKSO1	$2.7 V \le VDD < 2.3 V \le Vb \le 2.$ Cb = 20 pF, Rb	7 V,		10		10		10	ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}\text{DD} \le 3.6 \text{ V}, \text{V}\text{ss} = 0 \text{ V})$

Note 1.When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.Note 2.When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- **Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 2)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



(1/2)

(8) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

Parameter	Symbol		Conditions	HS (high- main) M	•	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tĸcy1 ≥ fc∟ĸ/4	$\begin{array}{l} 2.7 \text{V} \leq \text{V} \text{DD} < 3.6 \text{ V}, 2.3 \text{ V} \leq \text{V} \text{b} \leq 2.7 \text{ V}, \\ \text{Cb} = 30 \text{ pF}, \text{Rb} = 2.7 \text{ k} \Omega \end{array}$	500 Note		1150		1150		ns
			$\begin{array}{l} 1.8 \ V \leq V \text{DD} < 3.3 \ V, \ 1.6 \ V \leq V \text{b} \leq 1.8 \ V, \\ C \text{b} = 30 \ \text{pF}, \ R \text{b} = 5.5 \ \text{k} \Omega \end{array}$	1150 Note		1150		1150		ns
SCKp high- level width	tкн1	2.7 V ≤ VDD ≤ Cb = 30 pF, Rb	$3.6 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $\rho = 2.7 \text{ k}\Omega$	tксү1/2 - 170		tксү1/2 - 170		tксү1/2 - 170		ns
		1.8 V ≤ VDD < Cb = 30 pF, Rb	$3.3 \text{ V}, 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V},$ $b = 5.5 \text{ k}\Omega$	tkcy1/2 - 458		tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low- level width	tKL1	$2.7 V \le VDD \le Cb = 30 pF, Rb$	tксү1/2 - 18		tксү1/2 - 50		tксү1/2 - 50		ns	
		1.8 V ≤ VDD < Cb = 30 pF, Rb	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns	

$(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note Use it with $VDD \ge Vb$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the page after the next page.)



(2/2)

(8) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	、 U	h-speed Mode	LS (low main)	•	LV (low- main)	0	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
SIp setup time (to SCKp↑) ^{Note 1}	tSIK1	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $\text{Cb} = 30 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega$	177		479		479		ns
		$\begin{array}{l} 1.8 \ \text{V} \leq \text{V}_{\text{DD}} < 3.3 \ \text{V}, \ 1.6 \ \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \ \text{V} \ \text{Note } 3, \\ \text{Cb} = 30 \ \text{pF}, \ \text{Rb} = 5.5 \ \text{k}\Omega \end{array}$	479		479		479		ns
SIp hold time (from SCKp↑) Note 1	tKSI1	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	19		19		19		ns
		1.8 V \leq VDD < 3.3 V, 1.6 V \leq Vb \leq 2.0 V Note 3, Cb = 30 pF, Rb = 5.5 kΩ	19		19		19		ns
Delay time from SCKp↓ to SOp	tKSO1	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$		195		195		195	ns
output ^{Note 1}		$\begin{array}{l} 1.8 \ \text{V} \leq \ \text{V}_{\text{DD}} < 3.3 \ \text{V}, \ 1.6 \ \text{V} \leq \ \text{V}_{\text{b}} \leq 2.0 \ \text{V} \ \text{Note } 3, \\ \text{Cb} = 30 \ \text{pF}, \ \text{Rb} = 5.5 \ \text{k}\Omega \end{array}$		483		483		483	ns
SIp setup time (to SCKp↓) ^{Note 2}	tSIK1	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	44		110		110		ns
		$\begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V \ \text{Note 3}, \\ C_{b} = 30 \ \text{pF}, \ R_{b} = 5.5 \ \text{k}\Omega \end{array}$	110		110		110		ns
SIp hold time (from SCKp↓) ^{Note 2}	tKSI1	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $\text{Cb} = 30 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega$	19		19		19		ns
		$\begin{array}{l} 1.8 \ \text{V} \leq \text{V}\text{DD} < 3.3 \ \text{V}, \ 1.6 \ \text{V} \leq \text{Vb} \leq 2.0 \ \text{V} \ \text{Note} \ 3, \\ \text{Cb} = 30 \ \text{pF}, \ \text{Rb} = 5.5 \ \text{k}\Omega \end{array}$	19		19		19		ns
Delay time from SCKp↑ to SOp	tKSO1	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$		25		25		25	ns
output Note 2 $1.8 V \le VDD < 3.3 V, 1.6 V \le Vb \le 2.0 V$ Note 3 $Cb = 30 pF, Rb = 5.5 k\Omega$			25		25		25	ns	

$(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Note 3. Use it with $VDD \ge Vb$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



Simplified SPI (CSI) mode connection diagram (during communication at different potential)



Remark 1. Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage


Remark 2. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,


n: Channel number (mn = 00))





Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)







(9) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	Con	ditions	HS (high main)		LS (low main)		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tKCY2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$	20 MHz < fмск ≤ 24 MHz	16/fмск		—		—		ns
time Note 1		2.3 V ≤ Vb ≤ 2.7 V	16 MHz < fмск ≤ 20 MHz	14/fмск		—		—		ns
			8 MHz < fмск ≤ 16 MHz	12/fмск		—		—		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		—		ns
			fмск ≤4 MHz	6/fмск		10/fмск		10/fмск		ns
		$1.8 \text{ V} \leq \text{VDD} < 3.3 \text{ V},$	20 MHz < fмск ≤ 24 MHz	36/fмск		—		—		ns
		1.6 V \leq Vb \leq 2.0 V Note 2	16 MHz < fмск ≤ 20 MHz	32/fмск		—		—		ns
			8 MHz < fмск ≤ 16 MHz	26/fMCK		—		—		ns
			4 MHz < fмcк ≤ 8 MHz	16/fMCK		16/fмск		—		ns
			fмск ≤4 MHz	10/fмск		10/fмск		10/fмск		ns
SCKp high-/ low-level width	tKH2, tKL2	2.7 V ≤ VDD ≤ 3.6 V, 2.3 \	/ ≤ Vb ≤ 2.7 V	tксү2/2 - 18		tксү2/2 - 50		tксү2/2 - 50		ns
		$1.8 \text{ V} \le \text{VDD} < 3.3 \text{ V}, 1.6 \text{ V}$	$/ \le V_b \le 2.0 \vee Note 2$	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑)	tSIK2	2.7 V ≤ VDD ≤ 3.6 V		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
Note 3		1.8 V ≤ VDD < 3.3 V		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 4	tKSI2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp	tKSO2	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V}$ Cb = 30 pF, Rb = 2.7 kΩ	$/ \leq V_b \leq 2.7 V$		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
output Note 5		1.8 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2 Cb = 30 pF, Rb = $5.5 \text{ k}\Omega$			2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Note 2. Use it with $VDD \ge Vb$.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)




Simplified SPI (CSI) mode connection diagram (during communication at different potential)





- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10, 12))





Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





(10) Communication at different potential (1.8 V, 2.5 V) (simplified I^2C mode)

Parameter	Symbol	Conditions	HS (high-s) Mo	peed main) ode	LS (low-sp Mo	beed main) bde	LV (low-vol Mc	ltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscl	$\begin{array}{l} 2.7 \ V \leq V \text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq V \text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 50 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k} \Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{Vb} < 2.7 \text{ V},$ $\text{Cb} = 100 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega$		400 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 1.8 \ V \leq V \text{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 100 \ p\text{F}, \ R_b = 5.5 \ k\Omega \end{array}$		400 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr	tLOW	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}\text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{V}\text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 50 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k}\Omega \end{array}$	475		1550		1550		ns
= "L"		$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} < 2.7 \text{ V},$ $C_{b} = 100 \text{ pF}, \text{R}_{b} = 2.7 \text{ k}_{\Omega}$	1150		1550		1550		ns
		$\begin{array}{l} 1.8 \ V \leq V \text{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 100 \ p\text{F}, \ R_b = 5.5 \ k\Omega \end{array}$	1550		1550		1550		ns
Hold time when SCLr	thigh	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}\text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{V}\text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 50 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k}\Omega \end{array}$	200		610		610		ns
= "H"		$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{Vb} < 2.7 \text{ V},$ Cb = 100 pF, Rb = 2.7 kΩ	600		610		610		ns
		$\begin{array}{l} 1.8 \ V \leq V \text{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 100 \ p\text{F}, \ R_b = 5.5 \ k\Omega \end{array}$	610		610		610		ns
Data setup time	tsu:dat	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}\text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{V}\text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 50 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k}\Omega \end{array}$	1/fMCK + 135 Note 3		1/fMCK + 190 Note 3		1/fMCK + 190 Note 3		ns
(reception)		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}\text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{V}\text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 100 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k}\Omega \end{array}$	1/fMCK + 190 ^{Note 3}		1/fMCK + 190 ^{Note 3}		1/fMCK + 190 ^{Note 3}		ns
		$\begin{array}{l} 1.8 \ V \leq V \text{DD} < 3.3 \ V, \ 1.6 \ V \leq V \text{b} \leq 2.0 \ V \ \text{Note 2}, \\ \text{Cb} = 100 \ p\text{F}, \ \text{Rb} = 5.5 \ \text{k}\Omega \end{array}$	1/fMCK + 190 Note 3		1/fMCK + 190 ^{Note 3}		1/fMCK + 190 Note 3		ns
Data hold time	thd:dat	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}\text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{V}\text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 50 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k}\Omega \end{array}$	0	305	0	305	0	305	ns
(transmission)		$\begin{array}{l} 2.7 \ V \leq V \text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq V \text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 100 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k} \Omega \end{array}$	0	355	0	355	0	355	ns
		$\begin{array}{l} 1.8 \ V \leq V \text{DD} < 3.3 \ \text{V}, \ 1.6 \ \text{V} \leq V \text{b} \leq 2.0 \ \text{V} \ \text{Note 2}, \\ \text{Cb} = 100 \ \text{pF}, \ \text{Rb} = 5.5 \ \text{k} \Omega \end{array}$	0	405	0	405	0	405	ns

(TA = -40 to +85°C, 1.8 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

Note 1. The value must be equal to or less than fMCK/4.

Note 2. Use it with $VDD \ge Vb$.


Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



Remark 1. Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage

Remark 2. r: IIC number (r = 00, 10, 20, 30), g: PIM, POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12)



2.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Co	nditions		peed main) ode	· ·	beed main) bde	LV (low-vo Me	Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock	fSCL	Standard mode:	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0	100	0	100	0	100	kHz
frequency		fc∟k ≥ 1 MHz	$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	—	—	0	100	0	100	kHz
			$1.6 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	—	—	—	_	0	100	kHz
Setup time of	tSU: STA	2.7 V ≤ VDD ≤ 3.6	5 V	4.7		4.7		4.7		μs
restart condition		1.8 V ≤ VDD ≤ 3.6	6 V	-	_	4.7		4.7		μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	-	_	-	_	4.7		μs
Hold time Note 1	thd: STA	2.7 V ≤ VDD ≤ 3.6	S V	4.0		4.0		4.0		μs
		1.8 V ≤ VDD ≤ 3.6 V		<u> </u>		4.0		4.0		μs
		1.6 V ≤ VDD ≤ 3.6 V		—		—		4.0		μs
Hold time when	tLOW	2.7 V ≤ VDD ≤ 3.6	6 V	4.7		4.7		4.7		μs
SCLA0 = "L"		1.8 V ≤ VDD ≤ 3.6	6 V	—		4.7		4.7		μs
		1.6 V ≤ VDD ≤ 3.6 V		-	_	-	_	4.7		μs
Hold time when	thigh	2.7 V ≤ VDD ≤ 3.6	6 V	4.0		4.0		4.0		μs
SCLA0 = "H"		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	-	_	4.0		4.0		μs
		1.6 V ≤ VDD ≤ 3.6	S V	-	_	-	_	4.0		μs
Data setup time	tSU: DAT	2.7 V ≤ VDD ≤ 3.6	6 V	250		250		250		ns
(reception)		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	-	_	250		250		ns
		1.6 V ≤ VDD ≤ 3.6	S V	-	_	-	_	250		ns
Data hold time	thd: dat	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	0	3.45	0	3.45	0	3.45	μs
(transmission) Note 2		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	—	—	0	3.45	0	3.45	μs
1000 2		1.6 V ≤ VDD ≤ 3.6	S V	—	—	—	_	0	3.45	μs
Setup time of stop	tSU: STO	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	4.0		4.0		4.0		μs
condition		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	-	_	4.0		4.0		μs
		1.6 V ≤ VDD ≤ 3.6	6 V	-	_	-	_	4.0		μs
Bus-free time	tBUF	2.7 V ≤ VDD ≤ 3.6	6 V	4.7		4.7		4.7		μs
		1.8 V ≤ VDD ≤ 3.6	6 V	-	_	4.7		4.7		μs
		1.6 V ≤ VDD ≤ 3.6	S V	-	_	_	_	4.7		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

 Remark
 The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 Standard mode: Cb = 400 pF, Rb = 2.7 kΩ



(2) I²C fast mode

$(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Co	nditions	HS (high-speed main) Mode			peed main) ode	LV (low-vo Mi	Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock	fSCL	Fast mode: $2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		0	400	0	400	0	400	kHz
frequency		fc∟k ≥ 3.5 MHz	$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0	400	0	400	0	400	kHz
Setup time of restart	tsu: sta	$2.7 V \leq VDD \leq 3.$	6 V	0.6		0.6		0.6		μs
condition		1.8 V ≤ VDD ≤ 3.	6 V	0.6		0.6		0.6		μs
Hold time Note 1	tHD: STA	$2.7 V \leq VDD \leq 3.$	6 V	0.6		0.6		0.6		μs
		1.8 V ≤ VDD ≤ 3.	1.8 V ≤ VDD ≤ 3.6 V			0.6		0.6		μs
Hold time when	tLOW	2.7 V ≤ VDD ≤ 3.	2.7 V ≤ VDD ≤ 3.6 V			1.3		1.3		μs
SCLA0 = "L"		1.8 V ≤ VDD ≤ 3.6 V		1.3		1.3		1.3		μs
Hold time when	thigh	$2.7 V \leq VDD \leq 3.$	2.7 V ≤ VDD ≤ 3.6 V			0.6		0.6		μs
SCLA0 = "H"		1.8 V ≤ VDD ≤ 3.	6 V	0.6		0.6		0.6		μs
Data setup time	tsu: DAT	$2.7 V \leq VDD \leq 3.$	6 V	100		100		100		ns
(reception)		1.8 V ≤ VDD ≤ 3.	6 V	100		100		100		ns
Data hold time	thd: dat	2.7 V ≤ VDD ≤ 3.	6 V	0	0.9	0	0.9	0	0.9	μs
(transmission) Note 2		1.8 V ≤ VDD ≤ 3.	6 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu: sto	$2.7 V \leq VDD \leq 3.$	2.7 V ≤ VDD ≤ 3.6 V			0.6		0.6		μs
condition		1.8 V ≤ VDD ≤ 3.6 V		0.6		0.6		0.6		μs
Bus-free time	tBUF	2.7 V ≤ VDD ≤ 3.	6 V	1.3		1.3		1.3		μs
		$1.8 \text{ V} \leq \text{VDD} \leq 3.$	6 V	1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: Cb = 320 pF, Rb = 1.1 k Ω



Parameter	Symbol	Co		peed main) ode	· · ·	beed main) bde	LV (low-vol Mc	Unit				
				MIN.	MAX.	MIN. MAX.		MIN. MAX.				
SCLA0 clock frequency	fSCL	Fast mode plus: fcLk ≥ 10 MHz	0	1000	_		—		kHz			
Setup time of restart condition	tsu: sta	2.7 V ≤ VDD ≤ 3.6	S V	0.26		_		-		μs		
Hold time Note 1	tHD: STA	2.7 V ≤ VDD ≤ 3.6	S V	0.26		—		—		μs		
Hold time when SCLA0 = "L"	tLOW	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		0.5		—		-		μs		
Hold time when SCLA0 = "H"	thigh	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	s V	0.26		—		-	_	μs		
Data setup time (reception)	tsu: dat	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			_		_		-	_	ns
Data hold time (transmission) Note 2	thd: dat	2.7 V ≤ VDD ≤ 3.6	S V	0	0.45	-	_	-	_	μs		
Setup time of stop condition	tsu: sto	2.7 V ≤ VDD ≤ 3.6	S V	0.26		-	_	-	_	μs		
Bus-free time	tBUF	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	S V	0.5		-	_	-	_	μs		

(3) I²C fast mode plus

$(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$


Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: Cb = 120 pF, Rb = 1.1 k Ω

IICA serial transfer timing



2.5.3 USB

(1) Electrical specifications

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V, HS (High-speed main) mode only)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UREGC	UREGC output voltage characteristic	Uregc	UVBUS = 4.0 to 5.5 V, PXXCON = VDDUSBE = 1	3.0	3.3	3.6	V
UVBUS	UVBUS input voltage characteristic	UVBUS	Function	4.35 (4.02 ^{Note})	5.00	5.25	V

Note Value of instantaneous voltage


(TA = -40 to +85°C, 4.35 V \leq UVBUS \leq 5.25 V, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V, HS (High-speed main) mode only)

	Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input	Input volta	ge	Viн		2.0			V
characteristic			VIL				0.8	V
(FS/LS receiver)	Difference sensitivity	Difference input sensitivity		UDP voltage - UDM voltage	0.2			V
	Difference common mode range		Vсм		0.8		2.5	V
Output	Output volt	Dutput voltage		Іон = -200 μА	2.8		3.6	V
characteristic			Vol	IOL = 2 mA	0		0.3	V
(FS driver)	Transition	Rising	tFR	Rising: From 10% to 90% of amplitude,	4		20	ns
	time	Falling	tFF	Falling: From 90% to 10% of amplitude,	4		20	ns
	Matching (TFR/TFF)	VFRFM	CL = 50 pF	90		111.1	%
	Crossover	Crossover voltage			1.3		2.0	V
	Output Impedance		ZDRV		28		44	Ω
Output	Output voltage		Vон		2.8		3.6	V
characteristic			Vol		0		0.3	V
(LS driver)	Transition	Rising	tLR	Rising: From 10% to 90% of amplitude,	75		300	ns
	time	Falling	tLF	Falling: From 90% to 10% of amplitude,	75		300	ns
	Matching (Note	TFR/TFF)	VLTFM	CL = 250 pF to 750 pF The UDP and UDM pins are individually pulled	80		125	%
	Crossover	voltage Note	VLCRS	down via 15 k Ω	1.3		2.0	V
Pull-up,	Pull-down	resistor	Rpd		14.25		24.80	kΩ
Pull-down	Pull-up	Idle	Rpui		0.9		1.575	kΩ
	resistor	Reception	Rpua		1.425		3.09	kΩ
	UVBUS pull-down resistor		Rvbus	UVBUS voltage = 5.5 V		1000		kΩ
	UVBUS inpu	ut voltage	Viн		3.20			V
			VIL				0.8	V

Note Excludes the first signal transition from the idle state.



Timing of UDP and UDM



(2) BC standard

(TA = -40 to +85°C, 4.35 V \leq UVBUS \leq 5.25 V, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V, HS (High-speed main) mode only)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB	UDP sink current	IDP_SINK		25	100	175	μA
standard	UDM sink current	IDM_SINK		25	100	175	μA
BC1.2	DCD source current	IDP_SRC		7	10	13	μA
	Data detection voltage	VDAT_REF		0.25	0.325	0.4	V
	UDP source voltage	VDP_SRC	Output current 250 µA	0.5	0.6	0.7	V
	UDM source voltage	VDM_SRC	Output current 250 µA	0.5	0.6	0.7	V



(3) BC option standard

(TA = -40 to +85°C, 4.35 V \leq UVBUS \leq 5.25 V, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V, HS (High-speed main) mode only)

Para	meter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UDP/UDM input reference	VDSELi [3: 0]	0000	VDDET0		27	32	37	%UVBUS
voltage	(i = 0, 1)	0001	VDDET1		29	34	39	%UVBUS
(UVBUS divider ratio)		0010	VDDET2		32	37	42	%UVBUS
(Function)		0011	VDDET3		35	40	45	%UVBUS
		0100	VDDET4		38	43	48	%UVBUS
		0101	VDDET5		41	46	51	%UVBUS
		0110	VDDET6		44	49	54	%UVBUS
		0111	VDDET7		47	52	57	%UVBUS
		1000	VDDET8		51	56	61	%UVBUS
		1001	VDDET9		55	60	65	%UVBUS
		1010	VDDET10		59	64	69	%UVBUS
		1011	VDDET11		63	68	73	%UVBUS
		1100	VDDET12		67	72	73	%UVBUS
		1101	VDDET13		71	76	81	%UVBUS
		1110	VDDET14		75	80	85	%UVBUS
		1111	VDDET15		79	84	89	%UVBUS



2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Reference Voltage	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = AVDD Reference voltage (-) = AVSS	Reference voltage (+) = Internal reference voltage Reference voltage (-) = AVSS
High-accuracy channel; ANI0 to ANI6 (input buffer power supply: AVDD)	Refer to 2.6.1 (1) . Refer to 2.6.1 (2) .	Refer to 2.6.1 (3) .	Refer to 2.6.1 (6) .
Standard channel; ANI16 to ANI21 (input buffer power supply: VDD)	Refer to 2.6.1 (4) .	Refer to 2.6.1 (5) .	
Internal reference voltage, Temperature sensor output voltage	Refer to 2.6.1 (4) .	Refer to 2.6.1 (5) .	_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI6

(TA = -40 to +85°C, 2.4 V \leq AVREFP \leq AVDD = VDD \leq 3.6 V, VSS = 0 V, AVSS = 0 V, reference voltage (+) = AVREFP, reference voltage (-) = AVREFM = 0 V, HALT mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error Notes 1, 2, 3	AINL	12-bit resolution		±1.7	±3.3	LSB
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	3.375			μs
Zero-scale error Notes 1, 2, 3	Ezs	12-bit resolution		±1.3	±3.2	LSB
Full-scale error Notes 1, 2, 3	EFS	12-bit resolution		±0.7	±2.9	LSB
Integral linearity error Notes 1, 2, 3	ILE	12-bit resolution		±1.0	±1.4	LSB
Differential linearity error Notes 1, 2, 3	DLE	12-bit resolution		±0.9	±1.2	LSB
Analog input voltage	VAIN		0		AVREFP	V

Note 1. TYP. Value is the average value at AVDD = AVREFP = 3 V and TA = 25° C. MAX. value is the average value $\pm 3\sigma$ at normalized distribution.

Note 2. These values are the results of characteristic evaluation and are not checked for shipment.

Note 3. Excludes quantization error (±1/2 LSB).

Caution 1. Route the wiring so that noise will not be superimposed on each power line and ground line, and insert a capacitor to suppress noise.

In addition, separate the reference voltage line of AVREFP from the other power lines to keep it free from the influences of noise.

Caution 2. During A/D conversion, keep a pulse, such as a digital signal, that abruptly changes its level from being input to or output from the pins adjacent to the converter pins and P150 to P156.



(2) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target: ANI2 to ANI6

(TA = -40 to +85°C, 1.6 V \leq AVREFP \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions			TYP.	MAX.	Unit	
Resolution	Res	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$		8		12	bit	
			$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$	8		10 Note 1		
			$1.6 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$		8 Note 2		_	
Overall error Note 3	AINL	12-bit resolution	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±6.0	LSB	
		10-bit resolution	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			±5.0		
		8-bit resolution	$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±2.5		
Conversion time	tconv	ADTYP = 0, 12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	3.375			μs	
		ADTYP = 0, 10-bit resolution ^{Note 1}	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	6.75				
		ADTYP = 0, 8-bit resolution Note 2	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	13.5				
		ADTYP = 1, 8-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$	2.5625				
			$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$	5.125				
			$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$	10.25				
Zero-scale error Note 3	Ezs	12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±4.5	LSB	
		10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±4.5		
		8-bit resolution	$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±2.0		
Full-scale error Note 3	EFS	12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±4.5	LSB	
		10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±4.5	1	
		8-bit resolution	$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±2.0		
Integral linearity error Note 3	ILE	12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±2.0	LSB	
		10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±1.5		
		8-bit resolution	$1.6 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±1.0	1	
Differential linearity error Note 3	DLE	12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±1.5	LSB	
		10-bit resolution	$1.8 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±1.5		
		8-bit resolution	$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±1.0		
Analog input voltage	VAIN			0		AVREFP	V	

Note 1. Cannot be used for lower 2 bit of ADCR register

Note 2. Cannot be used for lower 4 bit of ADCR register

Note 3. Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.



(3) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI0 to ANI6

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVss = 0 V)

Parameter	Symbol	Cor	ditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$	8		12	bit
			1.8 V ≤ AVDD ≤ 3.6 V	8		10 Note 1	
			1.6 V ≤ AVDD ≤ 3.6 V		8 Note 2	1	
Overall error Note 3	AINL	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±7.5	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±3.0	
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	3.375			μs
		ADTYP = 0, 10-bit resolution ^{Note 1}	1.8 V ≤ AVDD ≤ 3.6 V	6.75			
		ADTYP = 0, 8-bit resolution Note 2	1.6 V ≤ AVDD ≤ 3.6 V	13.5			
		ADTYP = 1,	$2.4 \text{ V} \le \text{AVDD} \le 3.6 \text{ V}$	2.5625			
		8-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V	5.125			
			1.6 V ≤ AVDD ≤ 3.6 V	10.25			
Zero-scale error Note 3	Ezs	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±6.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±2.5	
Full-scale error Note 3	Efs	12-bit resolution	$2.4 \text{ V} \le \text{AVDD} \le 3.6 \text{ V}$			±6.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±2.5	
Integral linearity error	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AVDD} \le 3.6 \text{ V}$			±3.0	LSB
Note 3		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±2.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±1.5	
Differential linearity error	DLE	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±2.0	LSB
Note 3		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±2.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±1.5	
Analog input voltage	VAIN	ANI0 to ANI6	-	0		AVdd	V

Note 1. Cannot be used for lower 2 bit of ADCR register

Note 2. Cannot be used for lower 4 bit of ADCR register

Note 3. Excludes quantization error ($\pm 1/2$ LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.



(4) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target: ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}, 1.6 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} = \text{VDD} \leq 3.6 \text{ V}, \text{Vss} = 0 \text{ V}, \text{AVss} = 0 $
Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$	8		12	bit
			$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$	8		10 Note 1	
			$1.6 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$		8 Note 2	2	
Overall error Note 3	AINL	12-bit resolution	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±7.0	LSB
		10-bit resolution	$1.8 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±5.5	
		8-bit resolution	$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±3.0	
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	4.125			μs
		ADTYP = 0, 10-bit resolution ^{Note 1}	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	9.5			
		ADTYP = 0, 8-bit resolution ^{Note 2}	$1.6 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$	57.5			
		ADTYP = 1,	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$	3.3125			
		8-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$	7.875			
			$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$	54.25			
Zero-scale error Note 3	Ezs	12-bit resolution	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±5.0	LSB
		10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±5.0	
		8-bit resolution	$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±2.5	
Full-scale error Note 3	Efs	12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±5.0	LSB
		10-bit resolution	$1.8 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±5.0	
		8-bit resolution	$1.6 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±2.5	
Integral linearity error	ILE	12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±3.0	LSB
Note 3		10-bit resolution	$1.8 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±2.0	
		8-bit resolution	$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±1.5	
Differential linearity error	DLE	12-bit resolution	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±2.0	LSB
Note 3		10-bit resolution	$1.8 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±2.0	
		8-bit resolution	$1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±1.5	
Analog input voltage	VAIN			0		AVREFP	V
		Internal reference voltage (2.4 V \leq VDD \leq 3.6 V, HS (high-speed main) mode)		VBGR Note 4			
		Temperature sensor out (2.4 V \leq VDD \leq 3.6 V, H	itput voltage S (high-speed main) mode)	V	TMP25 No	ote 4	

Note 1. Cannot be used for lower 2 bits of ADCR register

Note 2. Cannot be used for lower 4 bits of ADCR register

Note 3. Excludes quantization error (±1/2 LSB).

Note 4. Refer to 2.6.2 Temperature sensor, internal reference voltage output characteristics.

Caution Always use AVDD pin with the same potential as the VDD pin.



(5) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVSS (ADREFM = 0), conversion target: ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 1.6 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V}, \text{AVss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVDD}, \text{Reference voltage (-)} = \text{AVss} = 0 \text{ V})$

Parameter	Symbol	Con	ditions	MIN.	TYP.		
Resolution	Res		$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$	8		12	bit
			1.8 V ≤ AVDD ≤ 3.6 V	8		10 Note 1	
			1.6 V ≤ AVDD ≤ 3.6 V		8 Note 2		
Overall error Note 3	AINL	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±8.5	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±6.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±3.5	
Conversion time	t CONV	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	4.125			μs
		ADTYP = 0, 10-bit resolution ^{Note 1}	1.8 V ≤ AVDD ≤ 3.6 V	9.5			
		ADTYP = 0, 8-bit resolution Note 2	1.6 V ≤ AVDD ≤ 3.6 V	57.5			
		ADTYP = 1,	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$	3.3125			
		8-bit resolution	$1.8 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$	7.875			
			$1.6 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$	54.25			
Zero-scale error Note 3	³ Ezs 12-bit resolution $2.4 \text{ V} \le \text{AV}\text{DD} \le 3.6 \text{ V}$			±8.0	LSB		
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±3.0	
Full-scale error Note 3	Efs	12-bit resolution	$2.4 \text{ V} \leq \text{AV}\text{DD} \leq 3.6 \text{ V}$			±8.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.5	
		8-bit resolution	$1.6 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±3.0	
Integral linearity error	ILE	12-bit resolution	$2.4 \text{ V} \leq \text{AV}\text{DD} \leq 3.6 \text{ V}$			±3.5	LSB
Note 3		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±2.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±1.5	
Differential linearity error	DLE	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±2.5	LSB
Note 3		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±2.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±2.0	
Analog input voltage	VAIN			0		AVdd	V
		Internal reference voltage (2.4 V \leq VDD \leq 3.6 V, HS (high-speed main) mod		VBGR Note 4			
		Temperature sensor out (2.4 V \leq VDD \leq 3.6 V, HS	out voltage 6 (high-speed main) mode)	V	TMP25 Note	9 4	

Note 1. Cannot be used for lower 2 bits of ADCR register

Note 2. Cannot be used for lower 4 bits of ADCR register

Note 3. Excludes quantization error (±1/2 LSB).

Note 4. Refer to 2.6.2 Temperature sensor, internal reference voltage output characteristics.

Caution Always use AVDD pin with the same potential as the VDD pin.



(6) When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI0 to ANI6, ANI16 to ANI21

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 3.6 V, 1.6 V \leq VDD, 1.6 V \leq AVDD = VDD, VSS = 0 V, AVSS = 0 V, Reference voltage (+) = internal reference voltage, Reference voltage (-) = AVSS = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8	•	bit
Conversion time	tCONV	8-bit resolution	16			μs
Zero-scale error Note	Ezs	8-bit resolution			±4.0	LSB
Integral linearity error Note	ILE	8-bit resolution			±2.0	LSB
Differential linearity error Note	DLE	8-bit resolution			±2.5	LSB
Reference voltage (+)	AVREF(+)	= Internal reference voltage (VBGR)	1.38	1.45	1.5	V
Analog input voltage	VAIN		0		Vbgr	V

Note Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

2.6.2 Temperature sensor, internal reference voltage output characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F VTMPS	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		10			μs

$(TA = -40 \text{ to } +85^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V} (\text{HS (high-speed main) mode}))$

2.6.3 D/A converter characteristics

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	Res					8	bit
Overall error	AINL	Rload = 4 M Ω	$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			±2.5	LSB
		Rload = 8 MΩ	$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			±2.5	LSB
Settling time	tSET	Cload = 20 pF	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			3	μs
			$1.6 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			6	μs



2.6.4 Comparator

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		Vdd - 1.4	V
	lvcmp			-0.3		VDD + 0.3	V
Output delay	td	VDD = 3.0 V Input slew rate > 50 mV/µs	High-speed comparator mode, standard mode			1.2	μs
		High-speed comparator mode, window mode			2.0	μs	
			Low-speed comparator mode, standard mode		3	5.0	μs
High-electric-potential judgment voltage	VTW+	High-speed comparator mod	de, window mode		0.76 Vdd		V
Low-electric-potential judgment voltage	VTW-	High-speed comparator mod	de, window mode		0.24 Vdd		V
Operation stabilization wait time	tCMP			100			μs
Internal reference voltage ^{Note}	Vbgr			1.38	1.45	1.50	V

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Note


Not usable in LS (low-speed main) mode, LV (low-voltage main) mode, sub-clock operation, or STOP mode.

2.6.5 POR circuit characteristics

(TA = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall time Note	1.46	1.50	1.54	V
Minimum pulse width	TPW		300			μs

Note Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





2.6.6 LVD circuit characteristics

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD2	Power supply rise time	3.07	3.13	3.19	V
voltage			Power supply fall time	3.00	3.06	3.12	V
		VLVD3	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		VLVD4	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		VLVD5	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		VLVD6	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		VLVD7	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		VLVD8	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		Vlvd9	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		VLVD10	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		VLVD11	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		VLVD12	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		VLVD13	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pul	se width	tLW		300			μs
Detection de	lay time					300	μs

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range. HS (high-speed main) mode: VDD = 2.7 to 3.6 V at 1 MHz to 24 MHz

VDD = 2.4 to 3.6 V at 1 MHz to 24 MHz VDD = 2.4 to 3.6 V at 1 MHz to 16 MHz

LS (low-speed main) mode: VDD = 1.8 to 3.6 V at 1 MHz to 8 MHz

LV (low-voltage main) mode: VDD = 1.6 to 3.6 V at 1 MHz to 4 MHz

LVD Detection Voltage of Interrupt & Reset Mode (TA = -40 to +85°C, VPDR \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol		Con	ditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDA0	VPOC0, VPOC1, VPOC2 = 0, 0, 0, falling reset voltage: 1.6 V			1.60	1.63	1.66	V
mode	VLVDA1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3		LVIS0, LVIS1 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	VPOC0	, VPOC1, VPOC2 = 0, 0, 1,	alling reset voltage: 1.8 V	1.80	1.84	1.87	V
	VLVDB1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
1	VLVDB2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3		LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC0	POC0, VPOC1, VPOC2 = 0, 1, 0, falling reset voltage: 2.4 V			2.45	2.50	V
	VLVDC1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDD0	VPOC0	, VPOC1, VPOC2 = 0, 1, 1, 1	alling reset voltage: 2.7 V	2.70	2.75	2.81	V
	VLVDD1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2	1	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V

2.7 Power supply voltage rising slope characteristics

(TA = -40 to +85°C, Vss = 0 V)

Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD			54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.



2.8 LCD Characteristics

2.8.1 Resistance division method

(1) Static display mode

$(TA = -40 \text{ to } +85^{\circ}C, VL4 \text{ (MIN.)} \le VDD \le 3.6 \text{ V}, VSS = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		Vdd	V

(2) 1/2 bias method, 1/4 bias method

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		Vdd	V

(3) 1/3 bias method

$(TA = -40 \text{ to } +85^{\circ}C, VL4 \text{ (MIN.)} \le VDD \le 3.6 \text{ V}, VSS = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		Vdd	V



2.8.2 Internal voltage boosting method

(1) 1/3 bias method

$(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 Note 1	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 μ F ^{Note 2}	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 ^{Note 1} =	0.47 µF	2 V _{L1} - 0.1	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C4 ^{Note 1} =	0.47 µF	3 VL1 - 0.15	3 VL1	3 VL1	V
Reference voltage setup time Note 2	t∨WAIT1			5			ms
Voltage boost wait time Note 3	tvwait2	C1 to C4 ^{Note 1} =	0.47µF	500			ms

Note 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$

Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).



(2) 1/4 bias method

$(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 Note 1	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 µF ^{Note 2}	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
Doubler output voltage	VL2	C1 to C4 Note 1 =	= 0.47 μF	2 Vl1 - 0.08	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C4 Note 1 =	= 0.47 μF	3 VL1 - 0.12	3 VL1	3 VL1	V
Quadruply output voltage	VL4	C1 to C5 Note 1 =	= 0.47 μF	4 Vl1 - 0.16	4 VL1	4 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time Note 3	tvwait2	C1 to C5 Note 1 =	= 0.47µF	500			ms

Note 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between $\mathsf{VL3}$ and GND

C5: A capacitor connected between $\mathsf{VL4}$ and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$

Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).



2.8.3 Capacitor split method

(1) 1/3 bias method

$(TA = -40 \text{ to } +85^{\circ}C, 2.2 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 μ F Note 2		Vdd		V
VL2 voltage	VL2	C1 to C4 = 0.47 μ F Note 2	2/3 VL4 - 0.1	2/3 VL4	2/3 VL4 + 0.1	V
VL1 voltage	VL1	C1 to C4 = 0.47 μ F Note 2	1/3 VL4 - 0.1	1/3 VL4	1/3 VL4 + 0.1	V
Capacitor split wait time Note 1	t∨wait		100			ms

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$




2.9 RAM Data Retention Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.46 ^{Note}		3.6	V

(TA = -40 to +85°C, VSS = 0 V)

Note This dep

This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



2.10 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclk	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years TA = 85°C	10,000			

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

2.11 Dedicated Flash Memory Programmer Communication (UART)


(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



2.12 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
Time to hold the TOOL0 pin at the low level after an external reset is released (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends.).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

- **Remark** tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
 - tsu: How long from when the TOOL0 pin is placed at the low level until a external reset ends
 - tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (except soft processing time)



3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = - 40 to +105°C)

This chapter describes the following electrical specifications. Target products G: Industrial applications TA = -40 to $+105^{\circ}C$ R5F110xxGxx, R5F111xxGxx

- Caution 1. The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L1C User's Manual.
- Caution 3. Please contact Renesas Electronics sales office for derating of operation under $TA = +85^{\circ}C$ to $+105^{\circ}C$. Derating is the systematic reduction of load for the sake of improved reliability.
- **Remark** When the RL78 microcontroller is used in the range of TA = -40 to +85°C, see **2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)**.

The following functions differ between the products "G: Industrial applications (TA = -40 to +105°C)" and the products "A: Consumer applications and G: Industrial applications (when used in the range of TA = -40 to +85°C)".

Parameter	A: Consumer applications	G: Industrial applications
Operating ambient temperature	TA = -40 to +85°C	$T_{A} = -40 \text{ to } +105^{\circ}\text{C}$
Operating mode Operating voltage range	HS (high-speed main) mode: 2.7 V \leq VDD \leq 3.6 V@1 MHz to 24 MHz 2.4 V \leq VDD \leq 3.6 V@1 MHz to 16 MHz LS (low-speed main) mode: 1.8 V \leq VDD \leq 3.6 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 3.6 V@1 MHz to 4 MHz	HS (high-speed main) mode only: 2.7 V ≤ VDD ≤ 3.6 V@1 MHz to 24 MHz 2.4 V ≤ VDD ≤ 3.6 V@1 MHz to 16 MHz
High-speed on-chip oscillator clock accuracy	1.8 V \leq VDD \leq 3.6 V: ±1.0% @ TA = -20 to +85°C ±1.5% @ TA = -40 to -20°C 1.6 V \leq VDD \leq 1.8 V: ±5.0% @ TA = -20 to +85°C ±5.5% @ TA = -40 to -20°C	2.4 V ≤ VDD ≤ 3.6 V: ±2.0% @ TA = +85 to +105°C ±1.0% @ TA = -20 to +85°C ±1.5% @ TA = -40 to -20°C
Serial array unit	UART Simplified SPI (CSI): fcLk/4 Simplified I ² C communication	UART Simplified SPI (CSI): fcLk/4 Simplified I ² C communication
IICA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode
Voltage detector	 Rise detection: 1.67 V to 3.13 V (12 levels) Fall detection: 1.63 V to 3.06 V (12 levels) 	Rise detection: 2.61 V to 3.13 V (6 levels) Fall detection: 2.55 V to 3.06 V (6 levels)

Remark The electrical characteristics of the products G: Industrial applications (TA = -40 to +105°C) are different from those of the products "A: Consumer applications". For details, refer to **3.1** to **3.12**.

RENESAS

3.1 Absolute Maximum Ratings

Absolute Maximum R	aungs (TA	= 25 C)		(1/3)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to + 6.5	V
	UVBUS		-0.5 to + 6.5	V
	AVdd	AVDD ≤ VDD	-0.5 to + 4.6	V
REGC pin input voltage	VIREGC	REGC	-0.3 to + 2.8	V
			and -0.3 to VDD + 0.3 $^{\rm Note\ 1}$	
UREGC pin input voltage	VIUREGC	UREGC	-0.3 to UVBUS + 0.3 Note 2	V
Input voltage	VI1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, EXCLK, EXCLKS, RESET	-0.3 to VDD + 0.3 Note 3	V
	VI2	P60, P61 (N-ch open-drain)	-0.3 to + 6.5	V
	Vıз	UDP, UDM	-0.3 to + 6.5	V
	VI4	P150 to P156	-0.3 to AVDD + 0.3 Note 4	V
Output voltage	V01	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-0.3 to VDD + 0.3 Note 3	V
	V02	P150 to P156	-0.3 to AVDD + 0.3 Note 3	V
	Vo3	UDP, UDM	-0.3 to + 3.8	V
Analog input voltage	VAI1	ANI16 to ANI21	-0.3 to VDD + 0.3 and AVREF(+) + 0.3 ^{Notes 3, 5}	V
	VAI2	ANI0 to ANI6	-0.3 to AVDD + 0.3 and AVREF(+) + 0.3 Notes 3, 5	V

Absolute Maximum Ratings (TA = 25°C)

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Connect the UREGC pin to Vss via a capacitor (0.33 μF). This value regulates the absolute maximum rating of the UREGC pin. Do not use this pin with voltage applied to it.

Note 3. Must be 6.5 V or lower.

Note 4. Must be 4.6 V or lower.

Note 5. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



(1/3)

Absolute Max	kimum Rat	ings (TA = 25°C)			(2/3
Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	VLI1	VL1 input voltage ¹	Note 1	-0.3 to +2.8	V
	VLI2	VL2 input voltage ¹	Note 1	-0.3 to +6.5	V
	VLI3	VL3 input voltage ¹	Note 1	-0.3 to +6.5	V
	VLI4	VL4 input voltage ¹	Note 1	-0.3 to +6.5	V
	VLI5	CAPL, CAPH inpu	it voltage Note 1	-0.3 to +6.5	V
	VLO1	VL1 output voltage)	-0.3 to +2.8	V
	VLO2	VL2 output voltage	•	-0.3 to +6.5	V
	VLO3	VL3 output voltage	,	-0.3 to +6.5	V
	VLO4	VL4 output voltage	,	-0.3 to +6.5	V
	VLO5	CAPL, CAPH outp	out voltage	-0.3 to +6.5	V
	VLO6	COM0 to COM7	External resistance division method	-0.3 to VDD + 0.3 Note 2	V
		SEG0 to SEG55	Capacitor split method	-0.3 to VDD + 0.3 Note 2	V
		output voltage	Internal voltage boosting method	-0.3 to VLI4 + 0.3 Note 2	V

Note 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 ± 30%) and connect a capacitor (0.47 ± 30%) between the CAPL and CAPH pins.

Note 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



Absolute Maximum Ratings (TA = 25°C)

(3/3)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Юн1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-40	mA
		Total of all	P40 to P46	-70	mA
		pins -170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-100	mA
	Юн2	Per pin	P150 to P156	-0.1	mA
		Total of all pins		-0.7	mA
	Юнз	Per pin	UDP, UDM	-3	mA
Output current, low	IOL1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	40	mA
		Total of all	P40 to P46	70	mA
		pins 170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	100	mA
	IOL2	Per pin	P150 to P156	0.4	mA
		Total of all pins		2.8	mA
	IOL3	Per pin	UDP, UDM	3	mA
Operating ambient	ТА	In normal of	operation mode	-40 to +105	°C
emperature		In flash me	In flash memory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



3.2 Oscillator Characteristics

3.2.1 X1 and XT1 oscillator characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx)	Ceramic resonator/crystal resonator	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	1.0		20.0	MHz
Note		2.4 V ≤ VDD < 2.7 V	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/L1C User's Manual.



3.2.2 On-chip oscillator characteristics

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fносо		1		24	MHz
High-speed on-chip oscillator		-20 to +85°C	-1.0		+1.0	%
clock frequency accuracy		-40 to -20°C	-1.5		+1.5	%
		+85 to +105°C	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟			15		kHz
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

3.2.3 PLL oscillator characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
PLL input frequency Note	fpllin	High-speed system clock	6.00		16.00	MHz
PLL output frequency Note	fpll			48.00		MHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.



3.3 DC Characteristics

3.3.1 Pin characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	IOH1	Per pin for P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143			-3.0 Note 2	mA	
		Total of P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143 (When duty ≤ 70% ^{Note 3})	$2.7 V \le VDD \le 3.6 V$ $2.4 V \le VDD < 2.7 V$			-15.0 -7.0	mA mA
	Юн2	Per pin for P150 to P156				-0.1 Note 2	mA
		Total of all pins	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			-0.7	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

Note 2. However, do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IOH = -10.0 mA Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 do not output high level in N-ch open-drain mode.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	IOL1	Per pin for P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143				8.5 Note 2	mA
		Per pin for P60 and P61				15.0 Note 2	mA
		Total of P40 to P46, P130	2.7 V ≤ VDD ≤ 3.6 V			15.0	mA
		(When duty \leq 70% ^{Note 3})	$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			9.0	mA
		Total of P00 to P07, P10 to P17, P20 to P27,	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			35.0	mA
		P30 to P37, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P140 to P143 (When duty \leq 70% ^{Note 3})	2.4 V ≤ VDD < 2.7 V			20.0	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})				50.0	mA
	IOL2	Per pin for P150 to P156				0.4 Note 2	mA
		Total of all pins	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			2.8	mA

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

Note 2. However, do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression

(when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOL \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IOL = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P140 to P143	Normal input buffer	0.8 Vdd		Vdd	V
	VIH2	P00, P01, P10, P11, P24, P25, P33, P34, P43, P44	TTL input buffer 3.3 V ≤ VDD ≤ 3.6 V	2.0		Vdd	V
			TTL input buffer 2.4 V ≤ VDD < 3.3 V	1.50		Vdd	V
	VIH3	P150 to P156		0.7 AVdd		AVdd	V
	VIH4	P60, P61		0.7 Vdd		6.0	V
	Vih5	P121 to P124, P137, EXCLK, EXCLKS,	RESET	0.8 Vdd		Vdd	V
Input voltage, low	VIL1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P140 to P143	Normal input buffer	0		0.2 VDD	V
	VIL2	P00, P01, P10, P11, P24, P25, P33, P34, P43, P44	TTL input buffer 3.3 V ≤ VDD ≤ 3.6 V	0		0.5	V
			TTL input buffer 2.4 V ≤ VDD < 3.3 V	0		0.32	V
	VIL3	P150 to P156	•	0		0.3 AVdd	V
	VIL4	P60, P61		0		0.3 Vdd	V
	VIL5	P121 to P124, P137, EXCLK, EXCLKS,	RESET	0		0.2 Vdd	V

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Caution The maximum value of VIH of pins P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 is VDD, even in the N-ch open-drain mode.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	VOH1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57,	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOH1 = -2.0 mA	Vdd - 0.6			V
		P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	$2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOH1 = -1.5 mA	Vdd - 0.5			V
	Voh2	P150 to P156	2.4 V ≤ VDD ≤ 3.6 V, IOH2 = -100 μA	AVDD - 0.5		0.6 0.4 0.4 0.4 0.4	V
Output voltage, low	VOL1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57,	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ IOL1 = 3.0 mA				V
		P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	$2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL1 = 1.5 mA			0.4	V
			$2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL1 = 0.6 mA			V	
	Vol2	P150 to P156	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ IOL2 = 400 μ A	$V \le V D D \le 3.6 \text{ V}, \qquad 0$	0.4	V	
	Vol3	P60, P61	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL3 = 3.0 mA			0.4	V
			$2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ IOL3 = 2.0 mA			0.4	V

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Caution P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 do not output high level in N-ch open-drain mode.



Items	Symbol	Conditio	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, RESET	VI = VDD				1	
	ILIH2	P20, P21, P140 to P143	VI = VDD				1	μA
	Ілнз	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
	ILIH4 P150 to			In resonator connection			10	μA
	ILIH4	P150 to P156	VI = AVDI)			1	μA
Input leakage current, low	ILIL1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, RESET	VI = VSS				-1	μA
	ILIL2	P20, P21, P140 to P143	VI = VSS				-1	μA
	Ilil3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = AVDD 1 to P17, P20 to P27, to P46, P50 to P57, p P77, P80 to P83, 137, ESET VI = VSS -1 to P143 VI = VSS -1 to P143 VI = VSS -1 1, X2, EXCLK, XT1, VI = VSS 1	μA				
				In resonator connection			-10	μA
	ILIL4	P150 to P156	VI = AVss	3			-1	μA
On-chip pull-up resistance	Ru1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P140 to P143, P125 to P127	VI = VSS	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	10	20	100	kΩ
	RU2	P40 to P46, P80 to P83	VI = VSS		10	20	100	kΩ

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$



Supply current characteristics 3.3.2

Parameter	Symbol	Ì		Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS	fHOCO = 48 MHz Note 3,	Basic	VDD = 3.6 V		2.2	2.9	mA
current Note 1		mode	(high-speed main)	$f_{IH} = 24 \text{ MHz} \text{ Note } 3$	operation	VDD = 3.0 V		2.2	2.9	
			mode Note 5		Normal	VDD = 3.6 V		4.4	9.2	
					operation	VDD = 3.0 V		4.4	9.2	
				fHOCO = 24 MHz Note 3,	Basic	VDD = 3.6 V		2.0	2.6	
				fIH = 24 MHz Note 3	operation	VDD = 3.0 V		2.0	2.6	
					Normal	VDD = 3.6 V		4.2	7.0	
					operation	VDD = 3.0 V		4.2	7.0	
				fHOCO = 16 MHz Note 3,	Normal	VDD = 3.6 V		3.1	5.0	
				fIH = 16 MHz ^{Note 3}	operation	VDD = 3.0 V		3.1	5.0	
			HS	fMX = 20 MHz Note 2,	Normal	Square wave input		3.5	5.9	mA
			(high-speed main)	VDD = 3.6 V	operation	Resonator connection		3.6	6.0	
			mode Note 5	fmx = 20 MHz ^{Note 2} , VDD = 3.0 V	Normal operation	Square wave input		3.5	5.9	
						Resonator connection		3.6	6.0	
				fMX = 16 MHz ^{Note 2} , VDD = 3.6 V	Normal operation	Square wave input		2.9	4.5	
						Resonator connection		3.1	4.6	
				fMX = 16 MHz Note 2,	Normal operation	Square wave input		2.9	4.5	
				VDD = 3.0 V		Resonator connection		3.1	4.6	
				fMX = 10 MHz ^{Note 2} , VDD = 3.6 V	Normal operation	Square wave input		2.1	3.5	
						Resonator connection		2.2	3.5	
				fMX = 10 MHz ^{Note 2} , VDD = 3.0 V	Normal operation Normal	Square wave input		2.1	3.5]
						Resonator connection		2.2	3.5	
			HS (High-speed main) mode (PLL operation)	fPLL = 48 MHz,		VDD = 3.6 V		4.7	7.6	mA
				fCLK = 24 MHz Note 2 fPLL = 48 MHz, fCLK = 12 MHz Note 2	operation Normal operation	VDD = 3.0 V		4.7	7.6	
						VDD = 3.6 V		3.1	5.2	
						VDD = 3.0 V		3.1	5.1	
				fpll = 48 MHz,	Normal	VDD = 3.6 V		2.3	3.9	
				fCLK = 6 MHz Note 2	operation	VDD = 3.0 V		2.3	3.9	
			Subsystem clock	fSUB = 32.768 kHz Note 4	Normal	Square wave input		4.6	6.9	μA
			operation	$TA = -40^{\circ}C$	operation	Resonator connection		4.7	6.9	
				fSUB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.0	
				TA = +25°C	operation	Resonator connection		5.0	7.2	
				fSUB = 32.768 kHz Note 4		Square wave input		5.2	7.6	
				TA = +50°C	operation	Resonator connection		5.2	7.7	
				fSUB = 32.768 kHz Note 4		Square wave input		5.5	9.3	
				TA = +70°C	operation	Resonator connection		5.6	9.4	
				fSUB = 32.768 kHz Note 4	Normal	Square wave input		6.2	13.3	
				TA = +85°C	operation	Resonator connection		6.2	13.4	
				fSUB = 32.768 kHz Note 4		Square wave input		8.3	46.0	
				TA = +105°C	operation	Resonator connection		8.4	46.0	

(Notes and Remarks are listed on the next page.)

R01DS0192EJ0230 Rev.2.30 Mar 20, 2023



<R>

<R>

Note 1.	Vss. The c • The c • The c into L on-ch In the s	urrent flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, or ne following points apply in the HS (high-speed main) mode. urrents in the "TYP." column do not include the operating currents of the peripheral modules. urrents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing CD controller/driver, A/D converter, D/A converter, comparator, LVD circuit, USB 2.0 function module, I/O port, and hip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten. subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating s of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.
Note 2.	When I	high-speed on-chip oscillator and subsystem clock are stopped.
Note 3.	When I	high-speed system clock and subsystem clock are stopped.
Note 4.		nigh-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power nption oscillation).
Note 5.	Relatio	nship between operation voltage width, operation frequency of CPU and operation mode is as below.
	HS (hig	h-speed main) mode: $2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V} @ 1 \text{ MHz}$ to 24 MHz
		$2.4 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}@1 \text{ MHz}$ to 16 MHz
Remark 1.	fMX:	High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
Remark 2.	fHOCO:	High-speed on-chip oscillator clock frequency (48 MHz max.)
Remark 3.	fiH:	Main system clock source frequency when the high-speed on-chip oscillator clock divided 1, 2, 4, or 8, or the PLL clock divided by 2, 4, or 8 is selected (24 MHz max.)
Remark 4.	fsub:	Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

(2/2)

Parameter	Symbol	Conditions					TYP.	MAX.	Unit
Supply	IDD2	HALT mode	HS (high-speed main)	fHOCO = 48 MHz Note 4,	VDD = 3.6 V		0.77	3.4	mA
current	Note 2		mode Note 6	fIH = 24 MHz Note 4	VDD = 3.0 V		0.77	3.4	
Note 1				fHOCO = 24 MHz Note 4,	VDD = 3.6 V		0.55	2.7	
				fIH = 24 MHz Note 4	VDD = 3.0 V		0.55	2.7	
				fHOCO = 16 MHz Note 4,	VDD = 3.6 V		0.48	1.9	
				fIH = 16 MHz Note 4	VDD = 3.0 V		0.47	1.9	
			HS (high-speed main)	fMX = 20 MHz Note 3,	Square wave input		0.35	2.10	m/
			mode Note 6	VDD = 3.6 V	Resonator connection		0.51	2.20	1
				fmx = 20 MHz Note 3,	Square wave input		0.34	2.10	1
				VDD = 3.0 V	Resonator connection		0.51	2.20	
				fMX = 16 MHz Note 3,	Square wave input		0.30	1.25	
				VDD = 3.6 V	Resonator connection		0.45	1.41	
				fMX = 16 MHz ^{Note 3} , VDD = 3.0 V	Square wave input		0.29	1.23	
					Resonator connection		0.45	1.41	
				fMX = 10 MHz Note 3,	Square wave input		0.23	1.10	
				VDD = 3.6 V	Resonator connection		0.30	1.20	
				fMX = 10 MHz Note 3,	Square wave input		0.22	1.10	1
				VDD = 3.0 V	Resonator connection		0.30	1.20	
			HS (High-speed main) mode (PLL operation)	fмx = 48 MHz, fCLK = 24 MHz ^{Note 3}	VDD = 3.6 V		0.99	2.93	mA
					VDD = 3.0 V		0.99	2.92	
				fMX = 48 MHz, fCLK = 12 MHz ^{Note 3}	VDD = 3.6 V		0.89	2.51	-
					VDD = 3.0 V		0.89	2.50	
				fMX = 48 MHz, fCLK = 6 MHz ^{Note 3}	VDD = 3.6 V		0.84	2.30	
					VDD = 3.0 V		0.84	2.29	
			Subsystem clock operation	fsub = 32.768 kHz ^{Note 5} TA = -40°C	Square wave input		0.32	0.61	
					Resonator connection		0.51	0.80	
				fsub = 32.768 kHz ^{Note 5} TA = +25°C	Square wave input		0.41	0.74	
					Resonator connection		0.62	0.91	
				fsub = 32.768 kHz ^{Note 5} TA = +50°C	Square wave input		0.52	2.30	
					Resonator connection		0.75	2.49	
				fsub = 32.768 kHz Note 5	Square wave input		0.82	4.03	
				TA = +70°C	Resonator connection		1.08	4.22	
				fSUB = 32.768 kHz Note 5	Square wave input		1.38	8.04	
זסו				TA = +85°C	Resonator connection		1.62	8.23	
				fSUB = 32.768 kHz Note 5	Square wave input		3.29	41.00	
				TA = +105°C	Resonator connection		3.63	41.00	
	IDD3	STOP mode Note 7	$T_A = -40^{\circ}C$				0.18	0.52	μ
			$T_A = +25^{\circ}C$				0.25	0.52	
			T _A = +50°C				0.34	2.21	-
			T _A = +70°C				0.64	3.94	
			$T_A = +85^{\circ}C$				1.18	7.95	1
			$T_A = +105 ^{\circ}\text{C}$				2.92	40.00	

(Notes and Remarks are listed on the next page.)



	Note 1.	Total a	irrent flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or
<r></r>	Note 1.		the following points apply in the HS (high-speed main) mode.
<<>>			urrents in the "TYP." column do not include the operating currents of the peripheral modules.
			urrents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing
		into L	CD controller/driver, A/D converter, D/A converter, comparator, LVD circuit, USB 2.0 function module, I/O port, and ip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
		In the s	subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating
		current	s of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.
		In the S	STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the
		periphe	ral modules.
	Note 2.	During	HALT instruction execution by flash memory.
	Note 3.	When h	igh-speed on-chip oscillator and subsystem clock are stopped.
	Note 4.	When h	high-speed system clock and subsystem clock are stopped.
	Note 5.	When h	high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low
<r></r>		current	consumption (AMPHS1 = 1).
	Note 6.	Relatio	nship between operation voltage width, operation frequency of CPU and operation mode is as below.
		HS (hig	h-speed main) mode: $2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}@1 \text{ MHz}$ to 24 MHz
			2.4 V \leq VDD \leq 3.6 V@1 MHz to 16 MHz
	Note 7.	Regard	ing the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
	Remark 1.	fмx:	High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
	Remark 2.	fhoco:	High-speed on-chip oscillator clock frequency (48 MHz max.)
	Remark 3.	fin:	Main system clock source frequency when the high-speed on-chip oscillator clock divided 1, 2, 4, or 8, or the PLL
			clock divided by 2, 4, or 8 is selected (24 MHz max.)
	Remark 4.	fSUB:	Subsystem clock frequency (XT1 clock oscillation frequency)
<r></r>	Remark 5.	Except	subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



Parameter	Symbol		Conditio	ons		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	IFIL Note 1						0.20		μA
RTC2 operating current	IRTC Notes 1, 3						0.02		μA
12-bit interval timer operating current	ITMKA Notes 1, 2, 4						0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fı∟ = 15 kHz					0.22		μA
A/D converter operating current	IADC Notes 6, 7	AVDD = 3.0 V, whe	n conversion at maximu	im speed			422	720	μA
AVREF (+) current	IAVREF Note 8	AVDD = 3.0 V, ADR	REFP1 = 0, ADREFP0 =	0 Note 7			14.0	25.0	μA
			DREFP1 = 0, ADREFP0	= 1 Note 10			14.0	25.0	
		ADREFP1 = 1, ADREFP0 = 0 Note 1					14.0	25.0	
A/D converter reference voltage current	IADREF Notes 1, 9	VDD = 3.0 V					75.0		μA
Temperature sensor operating current	ITMPS Note 1						78		μA
D/A converter operating current	IDAC Notes 1, 11	Per D/A converter channel					0.53	1.5	mA
Comparator	ICMP Notes 1, 12	VDD = 3.6 V, Regulator output voltage = 2.1 V	Window mode				12.5		μA
operating current			Comparator high-speed mode				4.5		μA
			Comparator low-speed	d mode			1.2		μA
LVD operating current	ILVD Notes 1, 13						0.06		μA
Self-programming operating current	IFSP Notes 1, 14						2.50	12.20	mA
BGO operating current	IBGO Notes 1, 15						1.68	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 16				0.34	1.10	mA
operating current			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V				0.53	2.04	
		Simplified SPI (CSI)/UART operation					0.70	1.54	mA
LCD operating current	ILCD1 Notes 17, 18	External resistance division method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.6 V, LV4 = 3.6 V		0.14		μA
	ILCD2 Note 17	Internal voltage boosting method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, LV4 = 3.0 V (VLCD = 04H)		0.61		μA
	ILCD3 Note 17	Capacitor split method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, LV4 = 3.0 V		0.12		μA
USB current	IUSB Note 20	Operating current of	during USB communica	tion			4.88		mA
Note 19		Operating current in the USB suspended state							

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

(Notes and Remarks are listed on the next page.)



- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock 2.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the 12-bit interval timer.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing to the AVDD.
- Note 8. Current flowing from the reference voltage source of A/D converter.
- **Note 9.** Operation current flowing to the internal reference voltage.
- **Note 10.** Current flowing to the AVREFP.
- **Note 11.** Current flowing only to the D/A converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDA when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates in the Operating, HALT or STOP mode.
- **Note 13.** Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.
- Note 14. Current flowing only during self-programming.
- Note 15. Current flowing only during data flash rewrite.
- Note 16. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/L1C User's Manual..
- Note 17. Current flowing only to the LCD controller/driver (VDD pin). The current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
- Note 18. Not including the current that flows through the external divider resistor divider resistor.
- Note 19. Current flowing to the UVBUS.
- **Note 20.** Including the operating current when fPLL = 48 MHz.
- **Note 21.** Including the current supplied from the pull-up resistor of the UDP pin to the pull-down resistor of the host device, in addition to the current consumed by this MCU during the suspended state.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fCLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



RL78/L1C

Note 1. Current flowing to VDD.

3.4 AC Characteristics

3.4.1 Basic operation

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle	Тсү	Main system	HS (high-speed main) mode	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0.0417		1	μs
(minimum instruction execution time)		clock (fMAIN) operation		2.4 V ≤ VDD < 2.7 V	0.0625		1	μs
		Subsystem clo	ock (fSUB) operation	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	28.5	30.5	31.3	μs
		In the self-	HS (high-speed main)	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0.0417		1	μs
		programming mode	mode	$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$	0.0625		1	μs
External main system	fEX	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			1.0		20.0	MHz
clock frequency		$2.4 \text{ V} \leq \text{VDD} <$	2.7 V		1.0		16.0	MHz
	fext				32		35	kHz
External main system	tEXH, tEXL	$2.7 \text{ V} \leq \text{VDD} \leq$	3.6 V		24			ns
clock input high-level		$2.4 \text{ V} \leq \text{VDD} <$	2.7 V		30			ns
width, low-level width	tEXHS, tEXLS				13.7			μs
TIOO to TIO7 input high-level width, low-level width	ttih, tti∟				1/fмск + 10			ns

Remark fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 7))



(1/2)

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$


(2/2)

Items	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
TO00 to TO07, TKBO00,	fто	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
TKBO01, TKBO10, TKBO11, TKBO20, TKBO21 output frequency			2.4 V ≤ VDD < 2.7 V			8	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
frequency			$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			8	MHz
Interrupt input high-level width, low-level width	tINTH, tINTL	INTP0 to INTP7	2.4 V ≤ VDD ≤ 3.6 V	1			μs
Key interrupt input low-level width	tKR	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		250			ns
TMKB2 forced output stop input	tihr	INTP0 to INTP7	fclk > 16 MHz	125			ns
high-level width			fclk ≤ 16 MHz	2			fCLK
RESET low-level width	tRSL			10			μs



Minimum Instruction Execution Time during Main System Clock Operation


TCY vs VDD (HS (high-speed main) mode)




Supply voltage VDD [V]




AC Timing Test Points




External System Clock Timing




TI/TO Timing






TKBO20, TKBO21

Interrupt Request Input Timing










3.5 Peripheral Functions Characteristics



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Svmbol	Conditions	HS (high-spee	Unit	
Farameter	Symbol	Conditions	MIN.	MAX.	Onit
Transfer rate Note 1		$2.4 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V}$		fMCK/12 Note 2	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		2.0	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

Note 2. The following conditions are required for low voltage interface.


2.4 V ≤ VDD < 2.7 V: MAX. 1.3 Mbps

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:


HS (high-speed main) mode: 24 MHz (2.7 V \leq VDD \leq 3.6 V) 16 MHz (2.4 V \leq VDD \leq 3.6 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions		HS (high-spee	Unit	
Falallelei	Symbol			MIN.	MAX.	Unit
SCKp cycle time	tKCY1	tKCY1 ≥ fCLK/4	tkcy1 ≥ fclk/4 2.7 V ≤ Vdd ≤ 3.6 V			ns
			$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	500		ns
SCKp high-/low-level width	tĸнı, tĸ∟ı	2.7 V ≤ VDD ≤ 3.6 V		tkcy1/2 - 36		ns
		$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tkCY1/2 - 76		ns
SIp setup time (to SCKp↑) Note 1	tSIK1	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		66		ns
		$2.4 \text{ V} \leq \text{VDD} \leq 3.0$	6 V	133		ns
SIp hold time (from SCKp↑) Note 2	tKSI1			38		ns
Delay time from SCKp↓ to SOp output Note 3	tKSO1	C = 30 pF Note 4			50	ns

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



(3) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	Cond	itiono	HS (high-speed	Unit	
Falameter	Symbol	Cond	Conditions MIN. MAX.		MIN. MAX.	
SCKp cycle time Note 5	tKCY2	2.7 V ≤ VDD < 3.6 V fMCK > 16 MHz		16/fмск		ns
			fмск ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ VDD < 3.6 V		12/fмск and 1000		ns
SCKp high-/low-level width	tkh2, tkl2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tKCY2/2 - 16		ns
		$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tkcy2/2 - 36		ns
SIp setup time (to SCKp↑) Note 1	tSIK2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1/fмск + 40		ns
		$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 2	tKSI2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 3	tKSO2	C = 30 pF Note 4	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		2/fмск + 66	ns
			$2.4 \text{ V} \leq \text{VDD} < 3.6 \text{ V}$		2/fмск + 113	ns

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Note 4. C is the load capacitance of the SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0 to 3)
- Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



Simplified SPI (CSI) mode connection diagram (during communication at same potential)




Remark 1. p: CSI number (p = 00, 10, 20, 30)


Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 10, 20, 30) **Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



(4) During communication at same potential (simplified I²C mode)

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$


Deveryoten	Question	Operativities	HS (high-speed	main) Mode	Unit
Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fSCL	$2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V},$ $C_b = 50 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega$		400 Note 1	kHz
		$\begin{array}{l} 2.4 \ V \leq V_{DD} \leq 3.6 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 3 \ k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $C_b = 50 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega$	1200		ns
		$\begin{array}{l} 2.4 \ V \leq V_{DD} \leq 3.6 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 3 \ k\Omega \end{array}$	4600		ns
Hold time when SCLr = "H"	thigh	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	1200		ns
		$\begin{array}{l} 2.4 \ V \leq VDD \leq 3.6 \ V, \\ Cb = 100 \ pF, \ Rb = 3 \ k\Omega \end{array}$	4600		ns
Data setup time (reception)	tsu: dat	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$ $C_b = 50 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega$	1/fMCK + 200 Note 2		ns
		$\begin{array}{l} 2.4 \ V \leq V_{DD} \leq 3.6 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 3 \ k\Omega \end{array}$	1/fMCK + 580 Note 2		ns
Data hold time (transmission)	thd: dat	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	0	770	ns
		$\begin{array}{l} 2.4 \ V \leq VDD \leq 3.6 \ V, \\ Cb = 100 \ pF, \ Rb = 3 \ k\Omega \end{array}$	0	1420	ns

Note 1. The value must be equal to or less than fMCK/4.


Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

Simplified I²C mode connection diagram (during communication at same potential)







Simplified I²C mode serial transfer timing (during communication at same potential)

 $\label{eq:Remark 1. Rb} \ensuremath{\left[\Omega\right]}\xspace: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance and the second second$

- **Remark 2.** r: IIC number (r = 00, 10, 20, 30), g: PIM number (g = 0 to 3),
- h: POM number (h = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



(5) Communication at different potential (1.8 V, 2.5 V) (UART mode)

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)

Parameter	Symbol	Conditions		HS (high-	Unit		
Falameter	Symbol		_	Conditions	MIN.	MAX.	Onit
Transfer rate Notes 1, 2		Reception		$V \le VDD \le 3.6 V$, $V \le Vb \le 2.7 V$		fMCK/12 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 4.8 V \leq VDD $<$ 3.3 V,.6 V \leq Vb \leq 2.0 V		2.0	Mbps
						fMCK/12 Notes 1, 2, 3	bps
				Theoretical value of the maximum transfer rate fmCK = fCLK Note 4		1.3	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4,800 bps only.

Note 2. Use it with $VDD \ge Vb$.

Note 3.The following conditions are required for low voltage interface. $2.4 V \le V \text{DD} < 2.7 V$:MAX. 2.6 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:

HS (high-speed main) mode: $24 \text{ MHz} (2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V})$ 16 MHz (2.4 V \le Vdd \le 3.6 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



(5) Communication at different potential (1.8 V, 2.5V) (UART mode) (TA = -40 to +105°C, 2.4 \leq VDD \leq 3.6 V, VSS = 0 V)

(TA = -40 to +105°C, 2.4 ≤ VDD ≤ 3.6 V, Vss = 0 V)						(2/2)		
Parameter	Symbol			Conditions	HS (high	Unit		
Falameter		Conditions	MIN.	MAX.	Unit			
Transfer rate Note 2 Transm		Transmission	$2.7 V \le VDD \le 3.6 V,$ $2.3 V \le Vb \le 2.7 V$			Note 1	bps	
					Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 kΩ, V_b = 2.3 V		1.2 Note 2	Mbps
				$V \le V_{DD} < 3.3 V,$ $V \le V_{b} \le 2.0 V$		Notes 3, 4	bps	
				Theoretical value of the maximum transfer rate $Cb=50 \ p\text{F}, \ Rb=5.5 \ k\Omega, \ Vb=1.6 \ V$		0.43 Note 5	Mbps	

Note 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $2.7 \text{ V} \le \text{VDD} < 3.6 \text{ V}$ and $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$

Baud rate error (theoretical value) =

oretical value) =
$$\frac{\frac{1}{\text{Transfer rate } \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 2.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

.

- **Note 3.** Use it with $VDD \ge Vb$.
- **Note 4.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $2.4 \text{ V} \le \text{VDD} < 3.3 \text{ V}$ and $1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V}$

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$

Baud rate error (theoretical value) =
$$\frac{1}{\frac{1}{\text{Transfer rate} \times 2}} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}$$


$$(\frac{1}{\frac{1}{\text{Transfer rate}}}) \times \text{Number of transferred bits}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.


- **Note 5.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)



- **Remark 1.** Rb[Ω]: Communication line (TxDq) pull-up resistance, Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



(6) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions		HS (high-speed	Unit	
Farameter	Symbol		Conditions	MIN.	MAX.	Unit
SCKp cycle time	tKCY1	tKCY1 ≥ fCLK/4	KCY1 ≥ fCLK/4 2.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ			ns
			$\begin{array}{l} 2.4 \; V \leq V \text{DD} < 3.3 \; \text{V}, \; 1.6 \; \text{V} \leq V \text{b} \leq 1.8 \; \text{V}, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k} \Omega \end{array}$	2300 Note		ns
SCKp high-level width	tKH1		.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V, tb = 30 pF, Rb = 2.7 kΩ			ns
		2.4 V ≤ VDD < 3 Cb = 30 pF, Rb	3.3 V, 1.6 V ≤ Vb ≤ 2.0 V, = 5.5 kΩ	tKCY1/2 - 916		ns
SCKp low-level width	tKL1		$V ≤ V_{DD} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V,$ = 30 pF, Rb = 2.7 kΩ			ns
		2.4 V ≤ VDD < 3 Cb = 30 pF, Rb	3.3 V, 1.6 V ≤ Vb ≤ 2.0 V, = 5.5 kΩ	tkcy1/2 - 100		ns

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note Use it with $VDD \ge Vb$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)



(1/2)

(6) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN. MAX.		
SIp setup time (to SCKp↑) Note 1	tSIK1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} = 30 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	354		ns
		$\begin{array}{l} 2.4 \; V \leq V \text{DD} < 3.3 \; \text{V}, \; 1.6 \; \text{V} \leq V \text{b} \leq 2.0 \; \text{V} \; \text{Note 3}, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k} \Omega \end{array}$	958		ns
SIp hold time (from SCKp↑) ^{Note 1}	tKSI1	$\begin{array}{l} 2.7 \; V \leq V_{DD} \leq 3.6 \; V, \; 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 30 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$	38		ns
		$\begin{array}{l} 2.4 \; V \leq V \text{DD} < 3.3 \; \text{V}, \; 1.6 \; \text{V} \leq V \text{b} \leq 2.0 \; \text{V} \; \text{Note} \; 3, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k} \Omega \end{array}$	38		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tKSO1	$\begin{array}{l} 2.7 \; V \leq V_{DD} \leq 3.6 \; V, \; 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 30 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$		390	ns
		$\begin{array}{l} 2.4 \ V \leq V \text{DD} < 3.3 \ V , \ 1.6 \ V \leq V \text{b} \leq 2.0 \ V \ ^{\text{Note 3}}, \\ C \text{b} = 30 \ \text{pF}, \ R \text{b} = 5.5 \ \text{k} \Omega \end{array}$		966	ns
SIp setup time (to SCKp↓) ^{Note 2}	tSIK1	$\begin{array}{l} 2.7 \; V \leq V \text{DD} \leq 3.6 \; \text{V}, \ 2.3 \; \text{V} \leq V \text{b} \leq 2.7 \; \text{V}, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 2.7 \; \text{k} \Omega \end{array}$	88		ns
		$\begin{array}{l} 2.4 \ V \leq V \text{DD} < 3.3 \ V , \ 1.6 \ V \leq V \text{b} \leq 2.0 \ V \ ^{\text{Note 3}}, \\ \text{Cb} = 30 \ \text{pF}, \ \text{Rb} = 5.5 \ \text{k} \Omega \end{array}$	220		ns
SIp hold time (from SCKp \downarrow) Note 2	tKSI1	$\begin{array}{l} 2.7 \; V \leq V_{DD} \leq 3.6 \; V, \; 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 30 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$	38		ns
		$\begin{array}{l} 2.4 \; V \leq V \text{DD} < 3.3 \; \text{V}, \; 1.6 \; \text{V} \leq V \text{b} \leq 2.0 \; \text{V} \; \text{Note} \; 3, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k} \Omega \end{array}$	38		ns
Delay time from SCKp↑ to SOp output Note 2	tKSO1	$\begin{array}{l} 2.7 \; V \leq V \text{DD} \leq 3.6 \; \text{V}, \ 2.3 \; \text{V} \leq V \text{b} \leq 2.7 \; \text{V}, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 2.7 \; \text{k} \Omega \end{array}$		50	ns
		$\begin{array}{l} 2.4 \ V \leq V \text{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note } 3, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		50	ns

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. Use it with $VDD \ge Vb$.


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



(2/2)

Simplified SPI (CSI) mode connection diagram (during communication at different potential)



Remark 1. Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

Remark 2. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)


Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,


n: Channel number (mn = 00))



Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)

RENESAS

(7) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Can	ditions	HS (high-spe	ed main) Mode	Unit
Parameter	Symbol	Conc	anions	MIN.	MAX.	Unit
SCKp cycle time Note 1	tKCY2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$	20 MHz < fмск ≤ 24 MHz	32/fмск		ns
		$2.3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V}$	16 MHz < fмск ≤ 20 MHz	28/fмск		ns
			8 MHz < fмск ≤ 16 MHz	24/fмск		ns
			4 MHz < fмск ≤ 8 MHz	16/fмск		ns
			fмск ≤ 4 MHz	12/fмск		ns
		$2.4 \text{ V} \leq \text{VDD} < 3.3 \text{ V},$	20 MHz < fмск ≤ 24 MHz	72/fмск		ns
			16 MHz < fмск ≤ 20 MHz	64/fмск		ns
	8 M	8 MHz < fмск ≤ 16 MHz	52/fмск		ns	
			4 MHz < fмск ≤ 8 MHz	32/fмск		ns
			fмск ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tkh2, tkl2	2.7 V ≤ VDD ≤ 3.6 V, 2.3 \	/ ≤ Vb ≤ 2.7 V	tKCY2/2 - 36		ns
		2.4 V ≤ VDD < 3.3 V, 1.6 V	$/ \le V_b \le 2.0 V$ Note 2	tксү2/2 - 100		ns
SIp setup time (to SCKp↑) Note 3	tSIK2	2.7 V ≤ VDD ≤ 3.6 V		1/fмск + 40		ns
		$2.4 \text{ V} \leq \text{VDD} < 3.3 \text{ V}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 4	tKSI2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 5	tKSO2	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V}$ Cb = 30 pF, Rb = 2.7 kΩ	$/ \leq V_b \leq 2.7 V$		2/fмск + 428	ns
		2.4 V ≤ VDD < 3.3 V, 1.6 V Cb = 30 pF, Rb = 5.5 kΩ	$/ \le V_b \le 2.0 V \text{ Note } 2$		2/fмск + 1146	ns

Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Note 2. Use it with $VDD \ge Vb$.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)




Simplified SPI (CSI) mode connection diagram (during communication at different potential)




- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10, 12))



Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)

(8) Communication at different potential (1.8 V, 2.5 V) (simplified I²C mode) (TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V)

Devenueter	O was had	Que ditions	HS (high-spee	1.1	
Parameter	$ \begin{array}{c} \text{C} \text{C} \text{C} \text{C} \text{C} \text{C} \text{C} C$	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fSCL	$\begin{array}{l} 2.7 \; V \leq VDD \leq 3.6 \; V, \; 2.3 \; V \leq Vb < 2.7 \; V, \\ Cb = 50 \; pF, \; Rb = 2.7 \; k\Omega \end{array}$		400 Note 1	kHz
		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}\text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{Vb} < 2.7 \ \text{V}, \\ \text{Cb} = 100 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k}\Omega \end{array}$		100 Note 1	kHz
		$\begin{array}{l} 2.4 \; V \leq V \text{DD} < 3.3 \; \text{V}, 1.6 \; \text{V} \leq V \text{b} \leq 2.0 \; \text{V} \; ^{\text{Note 2}}, \\ \text{Cb} = 100 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k} \Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 2.7 \ V \leq V \text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq V \text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 50 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k} \Omega \end{array}$	1200		ns
		$\begin{array}{l} 2.7 \ {\sf V} \leq {\sf V}{\sf D}{\sf D} \leq 3.6 \ {\sf V}, \ 2.3 \ {\sf V} \leq {\sf V}{\sf b} <\!\!2.7 \ {\sf V}, \\ {\sf C}{\sf b} = 100 \ {\sf p}{\sf F}, \ {\sf R}{\sf b} = 2.7 \ {\sf k}\Omega \end{array}$	4600		ns
		$\begin{array}{l} 2.4 \; V \leq V \text{DD} < 3.3 \; \text{V}, 1.6 \; \text{V} \leq V \text{b} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ \text{Cb} = 100 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k} \Omega \end{array}$	4650		ns
Hold time when SCLr = "H"	thigh	$\begin{array}{l} 2.7 \ V \leq V \text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq V \text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 50 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k} \Omega \end{array}$	500		ns
		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{V}_{\text{b}} < 2.7 \ \text{V}, \\ \text{Cb} = 100 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k}\Omega \end{array}$	2400		ns
		$\begin{array}{l} 2.4 \; V \leq V \text{DD} < 3.3 \; \text{V}, 1.6 \; \text{V} \leq V \text{b} \leq 2.0 \; \text{V} \; ^{\text{Note 2}}, \\ \text{Cb} = 100 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k} \Omega \end{array}$	1830		ns
Data setup time (reception)	tsu:dat	$\begin{array}{l} 2.7 \ V \leq V \text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq V \text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 50 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k} \Omega \end{array}$	1/fMCK + 340 Note 3		ns
		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}\text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{V}\text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 100 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k}\Omega \end{array}$	1/fMCK + 760 Note 3		ns
		$\begin{array}{l} 2.4 \; V \leq V \text{DD} < 3.3 \; \text{V}, 1.6 \; \text{V} \leq V \text{b} \leq 2.0 \; \text{V} \; ^{\text{Note 2}}, \\ \text{Cb} = 100 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k} \Omega \end{array}$	1/fмск + 570 ^{Note 3}		ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 2.7 \; V \leq V \text{DD} \leq 3.6 \; \text{V}, \; 2.3 \; \text{V} \leq V \text{b} < 2.7 \; \text{V}, \\ \text{Cb} = 50 \; \text{pF}, \; \text{Rb} = 2.7 \; \text{k} \Omega \end{array}$	0	770	ns
		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}\text{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{V}\text{b} < 2.7 \ \text{V}, \\ \text{Cb} = 100 \ \text{pF}, \ \text{Rb} = 2.7 \ \text{k}\Omega \end{array}$	0	1420	ns
		$\begin{array}{l} 2.4 \; V \leq V \text{DD} < 3.3 \; \text{V}, 1.6 \; \text{V} \leq V \text{b} \leq 2.0 \; \text{V} \; ^{\text{Note 2}}, \\ \text{Cb} = 100 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k} \Omega \end{array}$	0	1215	ns

Note 1. The value must be equal to or less than fMCK/4.

Note 2. Use it with $VDD \ge Vb$.


Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(**Remarks** are listed on the next page.)



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



Remark 1. Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage

Remark 2. r: IIC number (r = 00, 10, 20, 30), g: PIM, POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 02, 10, 12)



3.5.2 Serial interface IICA

			H				
Parameter	Symbol	Conditions	Standa	rd mode	Fast mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f SCL	Fast mode: fCLK ≥ 3.5 MHz	—	—	0	400	kHz
		Standard mode: fCLK ≥ 1 MHz	0	100	—	—	kHz
Setup time of restart condition	tSU: STA		4.7		0.6		μs
Hold time Note 1	tHD: STA		4.0		0.6		μs
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μs
Hold time when SCLA0 = "H"	thigh		4.0		0.6		μs
Data setup time (reception)	tSU: DAT		250		100		ns
Data hold time (transmission) Note 2	thd: dat		0	3.45	0	0.9	μs
Setup time of stop condition	tSU: STO		4.0		0.6		μs
Bus-free time	tBUF		4.7		1.3		μs


Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 $\begin{array}{ll} \mbox{Standard mode:} & \mbox{Cb} = 400 \mbox{ pF}, \mbox{ Rb} = 2.7 \mbox{ } k\Omega \\ \mbox{Fast mode:} & \mbox{Cb} = 320 \mbox{ pF}, \mbox{ Rb} = 1.1 \mbox{ } k\Omega \\ \end{array}$

IICA serial transfer timing





3.5.3 USB

(1) Electrical specifications

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UREGC	UREGC output voltage characteristic	Uregc	UVBUS = 4.0 to 5.5 V, PXXCON = VDDUSBE = 1	3.0	3.3	3.6	V
UVBUS	UVBUS input voltage characteristic	UVBUS	Function	4.35 (4.02 ^{Note})	5.00	5.25	V

Note Value of instantaneous voltage


$(TA = -40 \text{ to } +105^{\circ}C, 4.35 \text{ V} \le UVBUS \le 5.25 \text{ V}, 2.4 \text{ V} \le VDD \le 3.6 \text{ V}, \text{ VSS} = 0 \text{ V})$

	Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input	Input voltage		Viн		2.0			V
characteristic			VIL				0.8	V
(FS/LS receiver)	Difference sensitivity	input	Vdi	UDP voltage - UDM voltage	0.2			V
	Difference mode rang		Vсм		0.8		2.5	V
Output	Output volt	Output voltage		Іон = -200 μА	2.8		3.6	V
characteristic			Vol	IOL = 2 mA	0		0.3	V
(FS driver)	Transition time	Rising	tFR	Rising: From 10% to 90% of amplitude,	4		20	ns
		Falling	tFF	Falling: From 90% to 10% of amplitude,	4		20	ns
	Matching (TFR/TFF)		VFRFM	CL = 50 pF	90		111.1	%
	Crossover voltage		VFCRS				2.0	V
	Output Impedance		Zdrv		28		44	Ω
Output	Output voltage		Vон		2.8		3.6	V
characteristic			Vol		0		0.3	V
(LS driver)	Transition F	Rising	tLR	Rising: From 10% to 90% of amplitude,	75		300	ns
	time	Falling	tLF	Falling: From 90% to 10% of amplitude,	75		300	ns
	Matching (TFR/TFF)		VLTFM	CL = 250 pF to 750 pF	80		125	%
	Crossover	voltage Note	VLCRS	The UDP and UDM pins are individually pulled down via 15 k Ω	1.3		2.0	V
Pull-up,	Pull-down i	resistor	Rpd		14.25		24.80	kΩ
Pull-down	Pull-up	Idle	Rpui		0.9		1.575	kΩ
	resistor	Reception	Rpua		1.425		3.09	kΩ
UVBUS	UVBUS pull resistor	UVBUS pull-down		UVBUS voltage = 5.5 V		1000		kΩ
	UVBUS inp	ut voltage	Viн		3.20			V
			VIL				0.8	V

Note Excludes the first signal transition from the idle state.



Timing of UDP and UDM



(2) BC standard

(TA = -40 to +105°C, 4.35 V \leq UVBUS \leq 5.25 V, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB	UDP sink current	IDP_SINK		25	100	175	μA
standard	UDM sink current	IDM_SINK		25	100	175	μA
BC1.2	DCD source current	IDP_SRC		7	10	13	μA
	Data detection voltage	VDAT_REF		0.25	0.325	0.4	V
	UDP source voltage	VDP_SRC	Output current 250 µA	0.5	0.6	0.7	V
	UDM source voltage	VDM_SRC	Output current 250 µA	0.5	0.6	0.7	V



(3) BC option standard

(TA = -40 to +105°C, 4.35 V \leq UVBUS \leq 5.25 V, 2.4 V \leq VDD \leq 3.6, VSS = 0 V)

Parameter			Symbol	Conditions	MIN.	TYP.	MAX.	Unit									
UDP/UDM input reference	VDSELi [3: 0]	0000	VDDET0		27	32	37	%UVBUS									
voltage	(i = 0, 1)	0001	VDDET1		29	34	39	%UVBUS									
(UVBUS divider ratio)		0010	VDDET2		32	37	42	%UVBUS									
(Function)		0011	VDDET3		35	40	45	%UVBUS									
		0100	VDDET4		38	43	48	%UVBUS									
		0101	VDDET5		41	46	51	%UVBUS									
											0110	VDDET6		44	49	54	%UVBUS
		0111	VDDET7		47	52	57	%UVBUS									
		1	1					1000	VDDET8		51	56	61	%UVBUS			
		1001	VDDET9		55	60	65	%UVBUS									
		1010	VDDET10		59	64	69	%UVBUS									
		1011	VDDET11		63	68	73	%UVBUS									
		1100	VDDET12		67	72	73	%UVBUS									
		1101	VDDET13		71	76	81	%UVBUS									
		1110	VDDET14		75	80	85	%UVBUS									
		1111	VDDET15		79	84	89	%UVBUS									



3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Reference Voltage Input Channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = AVDD Reference voltage (-) = AVSS	Reference voltage (+) = Internal reference voltage Reference voltage (-) = AVss
High-accuracy channel; ANI0 to ANI6 (input buffer power supply: AVDD)	Refer to 3.6.1 (1) .	Refer to 3.6.1 (2) .	Refer to 3.6.1 (5) .
Standard channel; ANI16 to ANI21 (input buffer power supply: VDD)	Refer to 3.6.1 (3) .	Refer to 3.6.1 (4) .	
Internal reference voltage, Temperature sensor output voltage	Refer to 3.6.1 (3) .	Refer to 3.6.1 (4) .	_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target: ANI2 to ANI6

(TA = -40 to +105°C, 2.4 V \leq AVREFP \leq AVDD = VDD \leq 3.6 V, VSS = 0 V, AVSS = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol		Conditions				Unit
Resolution	Res		$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$	8		12	bit
Overall error Note	AINL	12-bit resolution	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±6.0	LSB
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$	3.375			μs
Zero-scale error Note	Ezs	12-bit resolution	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±4.5	LSB
Full-scale error Note	EFS	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			±4.5	LSB
Integral linearity error Note	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0	LSB
Differential linearity error Note	DLE	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.5	LSB
Analog input voltage	VAIN		·	0		AVREFP	V

Note Excludes quantization error (±1/2 LSB).



(2) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVSS (ADREFM = 0), conversion target: ANI0 to ANI6

(TA = -40 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, VSS = 0 V, AVSS = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVSS = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		2.4 V ≤ AVDD ≤ 3.6 V	8		12	bit
Overall error Note	AINL	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±7.5	LSB
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	3.375			μs
Zero-scale error Note	Ezs	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±6.0	LSB
Full-scale error Note	Efs	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±6.0	LSB
Integral linearity error Note	ILE	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±3.0	LSB
Differential linearity error Note	DLE	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±2.0	LSB
Analog input voltage	VAIN		·	0		AVdd	V

Note Excludes quantization error (±1/2 LSB).



(3) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, 2.4 V \leq AVREFP \leq AVDD = VDD \leq 3.6 V, VSS = 0 V, AVSS = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$	8		12	bit
Overall error Note 1	AINL	12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±7.0	LSB
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	4.125			μs
Zero-scale error Note 1	Ezs	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±5.0	LSB
Full-scale error Note 1	Efs	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±5.0	LSB
Integral linearity error Note 1	ILE	12-bit resolution	$2.4 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±3.0	LSB
Differential linearity error Note 1	DLE	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0	LSB
Analog input voltage	VAIN			0		AVREFP	V
		Internal reference $(2.4 \text{ V} \le \text{VDD} \le 3.6)$	VBGR Note 2				
		Temperature sense (2.4 V \leq VDD \leq 3.6	or output voltage V, HS (high-speed main) mode)	V	TMP25 Not	e 2	

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. Refer to 3.6.2 Temperature sensor, internal reference voltage output characteristics.



(4) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVSS (ADREFM = 0), conversion target: ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V}, \text{AVss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVDD}, \text{Reference voltage (-)} = \text{AVss} = 0)$

Parameter	Symbol	Conc	ditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$	8		12	bit
Overall error Note 1	AINL	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±8.5	LSB
Conversion time	t CONV	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	4.125			μs
Zero-scale error Note 1	Ezs	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±8.0	LSB
Full-scale error Note 1	Efs	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±8.0	LSB
Integral linearity error Note 1	ILE	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±3.5	LSB
Differential linearity error Note 1	DLE	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±2.5	LSB
Analog input voltage	VAIN			0		AVdd	V
		Internal reference voltage (2.4 V \leq VDD \leq 3.6 V, HS	VBGR Note 2				
		Temperature sensor outp (2.4 V \leq VDD \leq 3.6 V, HS	V	TMP25 Note	e 2		

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. Refer to 3.6.2 Temperature sensor, internal reference voltage output characteristics.



(5) When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI0 to ANI6, ANI16 to ANI21

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{VDD}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD}, \text{Vss} = 0 \text{ V}, \text{AVss} = 0 \text{$ Reference voltage (+) = internal reference voltage, Reference voltage (-) = AVss = 0 V, HS (high-speed main) mode)

• • • •		• • • • • •				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		
Conversion time	t CONV	8-bit resolution	16.0			μs
Zero-scale error Note	Ezs	8-bit resolution			±4.0	LSB
Integral linearity error Note	ILE	8-bit resolution	±2.0		LSB	
Differential linearity error Note	DLE	8-bit resolution			±2.5	LSB
Reference voltage (+)	AVREF(+)	= Internal reference voltage (VBGR)	1.38	1.45	1.5	V
Analog input voltage	VAIN		0		Vbgr	V

Note Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

3.6.2 Temperature sensor, internal reference voltage output characteristics

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, Vss = 0 V (HS (high-speed main) mode))											
Parameter	Symbol	Conditions	MIN.	TYP.	Ν						
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05							

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F VTMPS	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		10			μs

3.6.3 D/A converter characteristics

$(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Co	MIN.	TYP.	MAX.	Unit	
Resolution	Res					8	bit
Overall error	AINL	Rload = 4 MΩ	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			±2.5	LSB
		Rload = 8 MΩ	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			±2.5	LSB
Settling time	tSET	Cload = 20 pF	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			3	μs
			$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			6	μs



3.6.4 Comparator

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		Vdd - 1.4	V
	lvcmp			-0.3		VDD + 0.3	V
Output delay	td	VDD = 3.0 V Input slew rate > 50 mV/µs	3 4 4 4			1.2	μs
			High-speed comparator mode, window mode			2.0	μs
			Low-speed comparator mode, standard mode		3	5.0	μs
High-electric-potential judgment voltage	VTW+	High-speed comparator mod	de, window mode		0.76 Vdd		V
Low-electric-potential judgment voltage	VTW-	High-speed comparator mod	de, window mode		0.24 Vdd		V
Operation stabilization wait time	tCMP			100			μs
Internal reference voltage ^{Note}	Vbgr	2.4 V ≤ VDD ≤ 3.6 V, HS (hig	2.4 V \leq VDD \leq 3.6 V, HS (high-speed main) mode			1.50	V

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$


Note Not usable in sub-clock operation or STOP mode.

3.6.5 POR circuit characteristics

(TA = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.45	1.51	1.57	V
	VPDR	Power supply fall time Note	1.44	1.50	1.56	V
Minimum pulse width	TPW		300			μs

Note Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





3.6.6 LVD circuit characteristics

(TA = -40 to +105°C, VPDR \leq VDD \leq 3.6 V \leq Vss	s = 0 V)
--	----------

Pa	rameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	VLVD2	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		VLVD3	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		VLVD4	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		VLVD5	Power supply rise time	2.71	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		VLVD6	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		Vlvd7	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pulse wid	Minimum pulse width			300			μs
Detection delay tim	ne					300	μs

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range. HS (high-speed main) mode: VDD = 2.7 to 3.6 V at 1 MHz to 24 MHz

VDD = 2.4 to 3.6 V at 1 MHz to 16 MHz



LVD Detection Voltage of Interrupt & Reset Mode (TA = -40 to +105°C, VPDR \leq VDD \leq 3.6 V, VSS = 0 V)

Parameter	Symbol		Conditions				MAX.	Unit
Interrupt and reset mode	VLVDD0	VPOC0,	VPOC0, VPOC1, VPOC2 = 0, 1, 1, falling reset voltage: 2.7 V			2.75	2.86	V
	VLVDD1		LVIS0, LVIS1 = 1, 0 Rising release reset voltage		2.81	2.92	3.03	V
				Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
				Falling interrupt voltage	2.85	2.96	3.07	V

3.7 Power supply voltage rising slope characteristics

(TA = -40 to +105°C, Vss = 0 V)

Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD			54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.



3.8 LCD Characteristics

3.8.1 Resistance division method

(1) Static display mode

$(TA = -40 \text{ to } +105^{\circ}\text{C}, \text{ VL4} (\text{MIN.}) \le \text{VDD} \le 3.6 \text{ V}, \text{ VSS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		Vdd	V

(2) 1/2 bias method, 1/4 bias method

$(TA = -40 \text{ to } +105^{\circ}C, VL4 \text{ (MIN.)} \le VDD \le 3.6 \text{ V}, VSS = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		Vdd	V

(3) 1/3 bias method

$(TA = -40 \text{ to } +105^{\circ}C, VL4 \text{ (MIN.)} \le VDD \le 3.6 \text{ V}, VSS = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		Vdd	V



3.8.2 Internal voltage boosting method

(1) 1/3 bias method

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 Note 1	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 μ F ^{Note 2}	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 ^{Note 1} =	0.47 µF	2 V _{L1} - 0.1	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C4 ^{Note 1} = 0.47 µF		3 VL1 - 0.15	3 VL1	3 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time Note 3	tvwait2	C1 to C4 ^{Note 1} =	0.47µF	500			ms

Note 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$

Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).



(2) 1/4 bias method

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 Note 1	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 µF ^{Note 2}	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
Doubler output voltage	VL2	C1 to C4 Note 1 =	= 0.47 μF	2 VL1 - 0.08	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C4 Note 1 =	= 0.47 μF	3 VL1 - 0.12	3 VL1	3 VL1	V
Quadruply output voltage	VL4	C1 to C5 Note 1 =	= 0.47 μF	4 VL1 - 0.16	4 VL1	4 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time Note 3	t∨WAIT2	C1 to C5 Note 1 =	= 0.47µF	500			ms

Note 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between $\mathsf{VL3}$ and GND

C5: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$

Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).



3.8.3 Capacitor split method

(1) 1/3 bias method

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 μ F Note 2		Vdd		V
VL2 voltage	VL2	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 VL4 - 0.07	2/3 VL4	2/3 VL4 + 0.07	V
VL1 voltage	VL1	C1 to C4 = 0.47 μ F Note 2	1/3 VL4 - 0.08	1/3 VL4	1/3 VL4 + 0.08	V
Capacitor split wait time Note 1	t∨wait		100			ms

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND


 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$

3.9 RAM Data Retention Characteristics

(TA = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.44 Note		3.6	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.





3.10 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fCLK	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C ^{Note 4}	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C ^{Note 4}	100,000			
		Retained for 20 years TA = 85°C ^{Note 4}	10,000			

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

Note 4. This temperature is the average value at which data are retained.

3.11 Dedicated Flash Memory Programmer Communication (UART)

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



3.12 Timing of Entry to Flash Memory Programming Modes

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}\text{DD} \le 3.6 \text{ V}, \text{V}\text{SS} = 0 \text{ V})$	V)
---	----

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	ts∪	POR and LVD reset must end before the external reset ends.	10			μs
Time to hold the TOOL0 pin at the low level after an external reset is released (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends.).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

- **Remark** tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
 - tsu: How long from when the TOOL0 pin is placed at the low level until a external reset ends
 - tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (except soft processing time)




<R>

4. PACKAGE DRAWINGS


4.1 80-pin products

R5F110MEAFB, R5F110MFAFB, R5F110MGAFB, R5F110MHAFB, R5F110MJAFB R5F111MEAFB, R5F111MFAFB, R5F111MGAFB, R5F111MHAFB, R5F111MJAFB R5F110MEGFB, R5F110MFGFB, R5F110MGGFB, R5F110MHGFB, R5F110MJGFB R5F111MEGFB, R5F111MFGFB, R5F111MGGFB, R5F111MHGFB, R5F111MJGFB



© 2017 Renesas Electronics Corporation. All rights reserved.








4.2 85-pin products

R5F110NEALA, R5F110NFALA, R5F110NGALA, R5F110NHALA, R5F110NJALA R5F111NEALA, R5F111NFALA, R5F111NGALA, R5F111NHALA, R5F111NJALA R5F110NEGLA, R5F110NFGLA, R5F110NGGLA, R5F110NHGLA, R5F110NJGLA R5F111NEGLA, R5F111NFGLA, R5F111NGGLA, R5F111NHGLA, R5F111NJGLA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]	
P-VFLGA85-7x7-0.65	PVLG0085JA-A	P85FC-65-BN4	0.1	




©2013 Renesas Electronics Corporation. All rights reserved.



4.3 100-pin products

R5F110PEAFB, R5F110PFAFB, R5F110PGAFB, R5F110PHAFB, R5F110PJAFB R5F111PEAFB, R5F111PFAFB, R5F111PGAFB, R5F111PHAFB, R5F111PJAFB R5F110PEGFB, R5F110PFGFB, R5F110PGGFB, R5F110PHGFB, R5F110PJGFB R5F111PEGFB, R5F111PFGFB, R5F111PGGFB, R5F111PHGFB, R5F111PJGFB





1.0

L1

0.20 0.20 0.08

0.08

_

_

_

_

ссс

ddd

JEITA Package code	RENESAS code	MASS(TYP.)[g]			
P-LFQFP100-14x14-0.50	PLQP0100KP-A	0.67			
-					
		Reference	Dimens	ion in Mil	limeters
		Symbol	Min.	Nom.	Max.
		PLANE A	_	-	1.60
		A ₁	0.05	-	0.15
		A_2	1.35	1.40	1.45
		D		16.00	-
		D ₁	-	14.00	-
	ANE	E	-	16.00	-
		E ₁	-	14.00	-
		N e	-	100 0.50	-
	GAUGE PLANE				-
					0.27
		с	0.09	-	0.20
		θ	0*	3.5°	7°
SEC	CTION A-A		0.45	0.60	0.75
		L ₁		1.00	-
		aaa	-	-	0.20
		bbb	-	-	0.20



REVISION HISTORY

RL78/L1C Datasheet

Davi	Dete		Description
Rev.	Date	Page	Summary
0.01	Oct 15, 2012		First Edition issued
1.00	Nov 18, 2013	1, 2	Modification of 1.1 Features
		3, 4	Modification of 1.2 Ordering Information
		5 to 8	Modification of package type in 1.3 Pin Configuration (Top View)
		14 to 17	Modification of vectored interrupt sources in 1.6 Outline of Functions
		14 to 17	Modification of operating ambient temperature in 1.6 Outline of Functions
		19 to 21	Modification of description in tables in 2.1 Absolute Maximum Ratings
		22, 23	Modification of description in 2.2 Oscillator Characteristics
		25	Modification of low-level output current in 2.3.1 Pin characteristics
		26	Modification of error of high-level input voltage conditions in 2.3.1 Pin characteristics
		26	Modification of error of low-level input voltage conditions in 2.3.1 Pin characteristics
		27	Modification of low-level output voltage in 2.3.1 Pin characteristics
		28	Modification of error of internal pull-up resistor conditions in 2.3.1 Pin characteristics
		29 to 34	Modification of 2.3.2 Supply current characteristics
		35, 36	Modification of 2.4 AC Characteristics
		37, 38	Addition of minimum instruction execution time during main system clock operation
		41 to 63	Addition of LS mode and LV mode characteristics in 2.5.1 Serial array unit
		64 to 66	Addition of LS mode and LV mode characteristics in 2.5.2 Serial interface IICA
		67, 68	Modification of conditions in 2.5.3 USB
		69	Addition of (3) BC option standard in 2.5.3 USB
		70 to 75	Addition of characteristics about conversion of internal reference voltage and temperature sensor in 2.6.1 A/D converter characteristics
		76	Addition of characteristic in 2.6.4 Comparator
		76	Deletion of detection delay in 2.6.5 POR circuit characteristics
		78	Modification of 2.7 Power supply voltage rising slope characteristics
		79 to 82	Modification of 2.8 LCD Characteristics
		83	Modification of 2.9 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics
		83	Modification of 2.10 Flash Memory Programming Characteristics
		84	Addition of 2.12 Timing Specs for Switching Modes
		85 to 144	Addition of 3. ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)
2.00	Feb 21, 2014	All	Addition of 85-pin product information
		All	Modification from 80-pin to 80/85-pin
		All	Modification from $x = M$, P to $x = M$, N, P
		All	Modification from high-accuracy real-time clock to real-time clock 2
		All	Modification from RTC to RTC2
		1	Modification of 1.1 Features
		3	Modification of 1.2 Ordering Information

REVISION HISTORY RL78/L1C Datasheet	REVISION HISTORY	RL78/L1C Datasheet
-------------------------------------	-------------------------	--------------------

Dei	Dete		Description
Rev.	Date	Page	Summary
2.00	Feb 21, 2014	4	Modification of Figure 1 - 1 Part Number, Memory Size, and Package of RL78/L1C
		69	Modification of (1) Electrical specifications in 2.5.3 USB
		82	Modification of note 1 in (1) 1/3 bias method in 2.8.2 Internal voltage boosting method
		130	Modification of (1) Electrical specifications in 3.5.3 USB
		142	Modification of note 1 in (1) 1/3 bias method in 3.8.2 Internal voltage boosting method
2.10	Aug 12, 2016	5	Addition of product name (RL78/L1C) and description (Top View) in 1.3.1 80-pin products (with USB)
		6	Addition of product name (RL78/L1C) and description (Top View) in 1.3.2 80-pin products (without USB)
		9	Addition of product name (RL78/L1C) and description (Top View) in 1.3.5 100-pin products (with USB)
		10	Addition of product name (RL78/L1C) and description (Top View) in 1.3.6 100-pin products (without USB)
		17, 19	Modification of 1.6 Outline of Functions
		23	Modification of description in Absolute Maximum Ratings (TA = 25°C)
		26, 27	Modification of description in 2.3.1 Pin characteristics
		39, 40	Modification of the graph for Minimum Instruction Execution Time during Main System Clock Operation
		72	Modification of conditions in (1) of 2.6.1 A/D converter characteristics
		85	Modification of the title and note in 2.9 RAM Data Retention Characteristics
		85	Modification of conditions in 2.10 Flash Memory Programming Characteristics
		87	Modification of description in 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105 °C)
		88, 90	Modification of description in Absolute Maximum Ratings $(T_A = 25^{\circ}C)$
		93, 94, 96	Modification of description in 3.3.1 Pin characteristics
		106	Modification of the graph for Minimum Instruction Execution Time during Main System Clock Operation
		144	Modification of the title and note in 3.9 RAM Data Retention Characteristics
		145	Modification of conditions and addition of note 4 in 3.10 Flash Memory Programming Characteristics
2.20	Dec 28, 2017	13	Modification of figure in 1.5.2 80/85-pin products (without USB)
		17, 19	Modification of tables in 1.6 Outline of Functions
		26, 27	Modification of table and note 3 in 2.3.1 Pin characteristics
		85	Modification of figure in 2.12 Timing of Entry to Flash Memory Programming Modes
		89	Modification of table in 3.1 Absolute Maximum Ratings
		92, 93	Modification of table and note 3 in 3.3.1 Pin characteristics
		144	Modification of figure in 3.12 Timing of Entry to Flash Memory Programming Modes

REVISION HISTORY	RL78/L1C Datasheet
-------------------------	--------------------

Dav	Data		Description
Rev.	Date	Page	Summary
2.21	Nov 30, 2022	All	The module name for CSI was changed to Simplified SPI(CSI)
		All	"wait" for IIC was modified to "clock stretch"
		3	Modification of description in two tables in 1.2 Ordering Information
		4	Modification of packaging specification in Figure1-1
		146	Addition of package drawing in 4.1 80-pin Package
		149	Addition of package drawing in 4.3 100-pin Package
2.30	Mar 20, 2023	32	Modification of notes in 2.3.2 Supply current characteristics (TA = -40 to +85°C, $1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V}$) (1/2)
		34	Modification of notes and remark in 2.3.2 Supply current characteristics (TA = -40 to +85°C, 1.6 V \leq VDD \leq 3.6 V, VSS = 0 V) (2/2)
		98	Modification of notes in 3.3.2 Supply current characteristics (TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V) (1/2)
		100	Modification of notes and remark in 3.3.2 Supply current characteristics (TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V) (2/2)
		145	Modification of package drawing of PLQP0080KB-B in 4.1 80-pin products
		148	Modification of package drawing of PLQP0100KB-B in 4.3 100-pin products

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABLITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.