



Very high accuracy (20  $\mu$ V), zero-drift, rail-to-rail output, 3 MHz, 36 V op amp



MinISO8



SO8

## Features

- Very low offset voltage: 20  $\mu$ V max. @ 25 °C
- Rail-to-rail output
- Wide supply voltage: 4 to 36 V
- Gain bandwidth product: 3 MHz
- Slew rate: 2 V/ $\mu$ s
- Low noise: 24 nV/ $\sqrt{\text{Hz}}$
- EMI hardened
- High ESD tolerance: 4 kV HBM
- Extended temperature range: -40 °C to 125 °C
- AEC-Q100 qualified

## Applications

- | Maturity status link |
|----------------------|
| TSB182               |
- Industrial
  - Power supplies
  - Automotive

## Related products

TSB612	For lower current consumption
TSB622	For lower speed
TSB572	For rail-to-rail inputs
TSB712	For higher speed, precision, and rail-to-rail inputs

## Description


The TSB182 is a very high precision dual operational amplifier ensuring a maximum input offset voltage of 20  $\mu$ V. It can operate over an extended supply voltage range and features rail-to-rail output. It offers an excellent speed/current consumption ratio with 3 MHz gain bandwidth product while consuming 650  $\mu$ A typically per operational amplifier on a large supply voltage range.

The TSB182 operates over a wide temperature range from -40 °C to 125 °C making this device ideal for industrial and automotive applications with the associated qualification.

Thanks to its small package size, the TSB182 can be used in applications where space on the board is limited. It can thus reduce the overall cost of the PCB.

## 1 Pin description

Figure 1. Pin connections (top view)



SO8 - MiniSO8

Table 1. Pin description

Pin	Pin name	Description
1	OUT1	Output
2	IN1 -	Negative input voltage
3	IN1 +	Positive input voltage
4	VCC -	Negative supply voltage
5	IN2 +	Positive input voltage
6	IN2 -	Negative input voltage
7	OUT2	Output
8	VCC +	Positive supply voltage

## 2 Absolute maximum ratings and operating conditions

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vcc	Supply voltage <sup>(1)</sup>	40	V
Vid	Differential input voltage <sup>(2)</sup>	± 0.7	V
Vin	Input voltage	(Vcc-) -0.3 to (Vcc+) +0.3	V
Iin	Input current <sup>(3)</sup>	10	mA
Tstg	Storage temperature	-65 to 150	°C
Tj	Junction temperature	150	°C
Rth-ja	Thermal resistance junction-to-ambient <sup>(4) (5)</sup>	125	°C/W
	SO8	190	
	MiniSO8		
ESD	Human Body Model (HBM) <sup>(6)</sup>	4000	V
	Machine Model (MM) <sup>(7)</sup>	200	
	Charged Device Model (CDM) <sup>(8)</sup>	1500	

1. All voltage values, except differential voltage, are with respect to network ground terminal.
2. The differential voltage is the difference between inverting and non-inverting terminal voltage.
3. Input current must be limited by a resistor in series with the inputs.
4. Rth are typical values.
5. Short-circuits can cause excessive heating and destructive dissipation.
6. According to JEDEC standard JESD22-A114F.
7. According to JEDEC standard JESD22-A115A.
8. According to ANSI/ESD STM 5.3.1.

Table 3. Operating conditions

Symbol	Parameter	Value	Unit
Vcc	Supply voltage	4 to 36	V
Vicm	Common mode voltage on input pins	(Vcc-) to (Vcc+) -2	V
T	Operating free-air temperature range	-40 to 125	°C

### 3 Electrical characteristics

**Table 4. Electrical characteristics  $V_{CC} = 5 \text{ V}$ ,  $V_{icm} = V_{CC}/2$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_{CC}/2$  (unless otherwise specified)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>DC performance</b>						
$V_{IO}$	Input offset voltage	$V_{icm} = V_{CC}/2$				$\mu\text{V}$
		$T = 25^\circ\text{C}$	-20		+20	
		$T_{min} < T < T_{max}$	-30		+30	
		$V_{icm} = 0 \text{ V}$				
		$T = 25^\circ\text{C}$	-20		+20	
		$T_{min} < T < T_{max}$	-30		+30	
$ \Delta V_{IO}/\Delta T $	Input offset voltage drift	$T_{min} < T < T_{max}$		30	100	$\text{nV}/^\circ\text{C}$
$I_{IB}$	Input bias current	$T = 25^\circ\text{C}$			400	$\text{pA}$
		$T_{min} < T < T_{max}$			400	
$I_{IO}$	Input offset current	$T = 25^\circ\text{C}$			600	$\text{pA}$
		$T_{min} < T < T_{max}$			600	
CMR	Common mode rejection ratio	$V_{icm} = 0 \text{ to } V_{CC} - 2 \text{ V}$ , $V_{out} = V_{CC}/2$	105	130		$\text{dB}$
		$T_{min} < T < T_{max}$	97			
Avd	Large signal voltage gain	$V_{OUT} = 0.5 \text{ to } (V_{CC} - 0.5 \text{ V})$	105	130		$\text{dB}$
		$T_{min} < T < T_{max}$	96			
$V_{OL}$	Output swing from negative rail	$T = 25^\circ\text{C}$		30	50	$\text{mV}$
		$T_{min} < T < T_{max}$			80	
$V_{OH}$	Output swing from positive rail	$T = 25^\circ\text{C}$		20	40	$\text{mV}$
		$T_{min} < T < T_{max}$			60	
$I_{OUT}$	Isink	$V_{OUT} = V_{OL}$				$\text{mA}$
		$T = 25^\circ\text{C}$	20	27		
		$T_{min} < T < T_{max}$	10			
	Isource	$V_{OUT} = V_{OH}$				
		$T = 25^\circ\text{C}$	20	29		
		$T_{min} < T < T_{max}$	10			
$I_{CC}$	Supply current (per channel)	No load, $V_{OUT} = V_{CC}/2$		650	850	$\mu\text{A}$
		$T_{min} < T < T_{max}$			900	
<b>AC performance</b>						
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$	1.8	3		$\text{MHz}$
		$T_{min} < T < T_{max}$	1.6			
SR	Slew rate	$T = 25^\circ\text{C}$	0.85	2		$\text{V}/\mu\text{s}$
		$T_{min} < T < T_{max}$	0.75			
Φm	Phase margin	$R_L = 10 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$		58		°
Gm	Gain margin			15		$\text{dB}$
En	Equivalent input noise voltage	$f = 1 \text{ kHz}$		27		$\text{nV}/\sqrt{\text{Hz}}$
		0.1 to 10 Hz		700		$\text{nV}_{pp}$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
THD+N	Total harmonic distortion + noise	f = 1 kHz, G = 1, V <sub>OUT</sub> = 1 Vpp		0.005		%
C <sub>s</sub>	Channel separation	f = 1 kHz		130		dB
t <sub>rec</sub>	Overload recovery time	G = -10		2		μs
T <sub>s</sub>	Settling time	0.1% to final value, G = 1, 1 V step		18		μs
C <sub>load</sub>	Capacitive load drive	No sustained oscillation		1		nF

**Table 5. Electrical characteristics  $V_{CC} = 12 \text{ V}$ ,  $V_{icm} = V_{CC}/2$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_{CC}/2$  (unless otherwise specified)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>DC performance</b>						
$V_{IO}$	Input offset voltage	$V_{icm} = V_{CC}/2$				$\mu\text{V}$
		$T = 25^\circ\text{C}$	-20		+20	
		$T_{min} < T < T_{max}$	-30		+30	
		$V_{icm} = 0 \text{ V}$				
		$T = 25^\circ\text{C}$	-20		+20	
		$T_{min} < T < T_{max}$	-30		+30	
$ \Delta V_{IO}/\Delta T $	Input offset voltage drift	$T_{min} < T < T_{max}$		25	100	$\text{nV}/^\circ\text{C}$
$I_{IB}$	Input bias current	$T = 25^\circ\text{C}$			400	$\text{pA}$
		$T_{min} < T < T_{max}$			400	
$I_{IO}$	Input offset current	$T = 25^\circ\text{C}$			600	$\text{pA}$
		$T_{min} < T < T_{max}$			600	
$CMR$	Common mode rejection ratio	$V_{icm} = 0 \text{ to } V_{CC} - 2 \text{ V}$ , $V_{OUT} = V_{CC}/2$	116	140		$\text{dB}$
		$T_{min} < T < T_{max}$	107			
$Av_d$	Large signal voltage gain	$V_{OUT} = 0.5 \text{ to } (V_{CC} - 0.5 \text{ V})$	113	135		$\text{dB}$
		$T_{min} < T < T_{max}$	106			
$V_{OL}$	Output swing from negative rail	$T = 25^\circ\text{C}$		60	90	$\text{mV}$
		$T_{min} < T < T_{max}$			120	
$V_{OH}$	Output swing from positive rail	$T = 25^\circ\text{C}$		40	70	$\text{mV}$
		$T_{min} < T < T_{max}$			90	
$I_{OUT}$	$I_{sink}$	$V_{OUT} = V_{OL}$				$\text{mA}$
		$T = 25^\circ\text{C}$	20	26		
		$T_{min} < T < T_{max}$	10			
	$I_{source}$	$V_{OUT} = V_{OH}$				
		$T = 25^\circ\text{C}$	20	29		
$I_{CC}$	Supply current (per channel)	$T_{min} < T < T_{max}$	10			$\mu\text{A}$
		No load, $V_{OUT} = V_{CC}/2$		650	850	
		$T_{min} < T < T_{max}$			900	
<b>AC performance</b>						
$GBP$	Gain bandwidth product	$R_L = 10 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$	1.8	3		$\text{MHz}$
		$T_{min} < T < T_{max}$	1.6			
$SR$	Slew rate	$T = 25^\circ\text{C}$	0.8	1.8		$\text{V}/\mu\text{s}$
		$T_{min} < T < T_{max}$	0.75			
$\Phi_m$	Phase margin	$R_L = 10 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$		55		°
$G_m$	Gain margin			12		$\text{dB}$
$En$	Equivalent input noise voltage	$f = 1 \text{ kHz}$		25		$\text{nV}/\sqrt{\text{Hz}}$
		0.1 to 10 Hz		650		$\text{nV}_{pp}$
$THD+N$	Total harmonic distortion + noise	$f = 1 \text{ kHz}$ , Gain = 1, $V_{OUT} = 1 \text{ V}_{pp}$		0.004		%
$C_s$	Channel separation	$f = 1 \text{ kHz}$		130		$\text{dB}$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{rec}$	Overload recovery time	$G = -10$		1		$\mu s$
$T_s$	Settling time	0.1% to final value, $G = 1, 10 V$ step		7		$\mu s$
$C_{load}$	Capacitive load drive	No sustained oscillation		1		nF


**Table 6. Electrical characteristics  $V_{CC} = 36 \text{ V}$ ,  $V_{icm} = V_{CC}/2$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_{CC}/2$  (unless otherwise specified)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>DC performance</b>						
$V_{IO}$	Input offset voltage	$V_{icm} = V_{CC}/2$				$\mu\text{V}$
		$T = 25^\circ\text{C}$	-20		+20	
		$T_{min} < T < T_{max}$	-30		+30	
		$V_{icm} = 0 \text{ V}$				
		$T = 25^\circ\text{C}$	-20		+20	
		$T_{min} < T < T_{max}$	-30		+30	
$ \Delta V_{IO}/\Delta T $	Input offset voltage drift	$T_{min} < T < T_{max}$		20	100	$\text{nV}/^\circ\text{C}$
$I_{IB}$	Input bias current	$T = 25^\circ\text{C}$			500	$\text{pA}$
		$T_{min} < T < T_{max}$			500	
$I_{IO}$	Input offset current	$T = 25^\circ\text{C}$			800	$\text{pA}$
		$T_{min} < T < T_{max}$			800	
$CMR$	Common mode rejection ratio	$V_{icm} = 0 \text{ to } V_{CC} - 2 \text{ V}$ , $V_{OUT} = V_{CC}/2$	127	150		$\text{dB}$
		$T_{min} < T < T_{max}$	120			
$SVR$	Supply voltage rejection ratio	$V_{CC} = 4 \text{ to } 36 \text{ V}$	127	138		$\text{dB}$
		$T_{min} < T < T_{max}$	120			
$Avd$	Large signal voltage gain	$V_{OUT} = 0.5 \text{ to } (V_{CC} - 0.5 \text{ V})$	124	145		$\text{dB}$
		$T_{min} < T < T_{max}$	115			
$V_{OL}$	Output swing from negative rail	$T = 25^\circ\text{C}$		140	200	$\text{mV}$
		$T_{min} < T < T_{max}$			270	
$V_{OH}$	Output swing from positive rail	$T = 25^\circ\text{C}$		130	200	$\text{mV}$
		$T_{min} < T < T_{max}$			300	
$I_{OUT}$	$I_{sink}$	$V_{OUT} = V_{OL}$				$\text{mA}$
		$T = 25^\circ\text{C}$	20	24		
		$T_{min} < T < T_{max}$	12			
	$I_{source}$	$V_{OUT} = V_{OH}$				
		$T = 25^\circ\text{C}$	20	27		
		$T_{min} < T < T_{max}$	12			
$I_{CC}$	Supply current (per channel)	No load, $V_{OUT} = V_{CC}/2$		670	850	$\mu\text{A}$
		$T_{min} < T < T_{max}$			900	
<b>AC performance</b>						
$GBP$	Gain bandwidth product	$R_L = 10 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$	1.8	3		$\text{MHz}$
		$T_{min} < T < T_{max}$	1.8			
$SR$	Slew rate	$T = 25^\circ\text{C}$	0.8	1.7		$\text{V}/\mu\text{s}$
		$T_{min} < T < T_{max}$	0.6			
$\Phi_m$	Phase margin	$R_L = 10 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$		54		$^\circ$
$G_m$	Gain margin			11		$\text{dB}$
$En$	Equivalent input noise voltage	$f = 1 \text{ kHz}$		24		$\text{nV}/\sqrt{\text{Hz}}$
		0.1 to 10 Hz		620		$\text{nV}/\text{pp}$


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
THD+N	Total harmonic distortion + noise	f = 1 kHz, G = 1, V <sub>OUT</sub> = 2 Vpp		0.002		%
C <sub>s</sub>	Channel separation	f = 1 kHz		130		dB
t <sub>rec</sub>	Overload recovery time	G = -10		1		μs
T <sub>s</sub>	Settling time	0.1% to final value, G = 1, 10 V step		7		μs
C <sub>load</sub>	Capacitive load drive	No sustained oscillation		1		nF

## 4 Typical performance characteristics


**Figure 2.** Input offset voltage distribution at  $V_{CC} = 5\text{ V}$




**Figure 3.** Input offset voltage distribution at  $V_{CC} = 12\text{ V}$




**Figure 4.** Input offset voltage distribution at  $V_{CC} = 36\text{ V}$  and  $V_{icm} = 0\text{ V}$




**Figure 5.** Input offset voltage distribution at  $V_{CC} = 36\text{ V}$  and  $V_{icm} = V_{CC}/2$




**Figure 6. Input offset voltage vs. input common mode voltage at  $V_{CC} = 5\text{ V}$**




**Figure 7. Input offset voltage vs. input common mode voltage at  $V_{CC} = 12\text{ V}$**




**Figure 8. Input offset voltage vs. input common mode voltage at  $V_{CC} = 36\text{ V}$**




**Figure 9. Input offset voltage vs. supply voltage**




**Figure 10. Input offset voltage vs. temperature**




**Figure 11. Input offset drift distribution**




**Figure 12. Supply current vs. input common mode voltage at  $V_{CC} = 5\text{ V}$**




**Figure 13. Supply current vs. input common mode voltage at  $V_{CC} = 12\text{ V}$**




**Figure 14. Supply current vs. input common mode voltage at  $V_{CC} = 36\text{ V}$**




**Figure 15. Supply current vs. supply voltage**




**Figure 16. Input bias current vs. input common mode voltage at  $V_{CC} = 5\text{ V}$**




**Figure 17. Input bias current vs. input common mode voltage at  $V_{CC} = 12\text{ V}$**




**Figure 18. Input bias current vs. input common mode voltage at  $V_{CC} = 36\text{ V}$**




**Figure 19. Output current vs. output voltage at  $V_{CC} = 5\text{ V}$**




**Figure 20. Output current vs. output voltage at  $V_{CC} = 12\text{ V}$**




**Figure 21. Output current vs. output voltage at  $V_{CC} = 36\text{ V}$**









**Figure 22. Output linearity at  $V_{CC} = 36\text{ V}$**




**Figure 23. CMRR and PSRR vs. frequency at  $V_{CC} = 5\text{ V}$**




**Figure 24. CMRR and PSRR vs. frequency at  $V_{CC} = 12\text{ V}$** 

**Figure 25. CMRR and PSRR vs. frequency at  $V_{CC} = 36\text{ V}$** 

**Figure 26. Bode plot at  $V_{CC} = 5\text{ V}$** 

**Figure 27. Bode plot at  $V_{CC} = 36\text{ V}$** 

**Figure 28. Slew rate vs. input common mode voltage at  $V_{CC} = 5\text{ V}$** 

**Figure 29. Slew rate vs. input common mode voltage at  $V_{CC} = 36\text{ V}$** 



**Figure 30. Output voltage vs. input voltage at  $V_{CC} = 5\text{ V}$**




**Figure 31. Output voltage vs. input voltage at  $V_{CC} = 36\text{ V}$**




**Figure 32. Output drop voltage  $V_{OH}$  vs. supply voltage**




**Figure 33. Output drop voltage  $V_{OL}$  vs. supply voltage**




**Figure 34. Noise vs. time at  $V_{CC} = 36\text{ V}$**




**Figure 35. Voltage noise density vs. frequency**




**Figure 36. Small signal response at  $V_{CC} = 36$  V**




**Figure 37. Large signal response at  $V_{CC} = 36$  V**




**Figure 38. Settling time on negative input step**




**Figure 39. Settling time on positive input step**










**Figure 40. Small step overshoot vs. load capacitance**



**Figure 41. Small step overshoot vs.  $R_{iso}$**



**Figure 42. Settling time vs.  $R_{iso}$** 

**Figure 43. THD vs. frequency**

**Figure 44. Channel separation vs. frequency**

**Figure 45. EMI rejection vs. frequency**

**Figure 46. Positive overvoltage recovery**

**Figure 47. Negative overvoltage recovery**



**Figure 48. Startup behavior at  $V_{CC} = 36$  V**

## 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

## 5.1 SO8 package information


Figure 49. SO8 package outline



0016023\_So-807\_fig2\_Rev10

Table 7. SO8 package mechanical data

Dim	mm		
	Min.	Typ.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.31		0.51
b1	0.28		0.48
c	0.10		0.25
c1	0.10		0.23
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e		1.27	
h	0.25		0.50
L	0.40		1.27
L1		1.04	
L2		0.25	
k	0°		8°
ccc			0.10

**Figure 50. SO8 recommended footprint**

## 5.2 MiniSO8 package information

Figure 51. MiniSO8 package outline





Table 8. MiniSO8 package mechanical data

Dim	mm			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.03	0.033	0.037
b	0.22		0.4	0.009		0.016
c	0.08		0.23	0.003		0.009
D	2.8	3	3.2	0.11	0.118	0.126
E	4.65	4.9	5.15	0.183	0.193	0.203
E1	2.8	3	3.1	0.11	0.118	0.122
e		0.65			0.026	
L	0.4	0.6	0.8	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.01	
k	0°		8°	0°		8°
ccc			0.1			0.004

**Figure 52. MiniSO8 recommended footprint**

## 6 Ordering information

Table 9. Order code

Order code	Package	Packing	Marking
TSB182IDT	SO8	Tape and reel	TSB182I
TSB182IYDT <sup>(1)</sup>			TSB182IY
TSB182IST			K238
TSB182IYST <sup>(1)</sup>	MiniSO8		K239

1. Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q002 or equivalent.

## Revision history

**Table 10. Document revision history**

Date	Revision	Changes
07-Jul-2023	1	Initial release.
20-Sep-2023	2	Minor text changes.

## Contents

<b>1</b>	<b>Pin description</b>	<b>2</b>
<b>2</b>	<b>Absolute maximum ratings and operating conditions</b>	<b>3</b>
<b>3</b>	<b>Electrical characteristics</b>	<b>4</b>
<b>4</b>	<b>Typical performance characteristics</b>	<b>10</b>
<b>5</b>	<b>Package information</b>	<b>19</b>
<b>5.1</b>	SO8 package information	20
<b>5.2</b>	MiniSO8 package information	22
<b>6</b>	<b>Ordering information</b>	<b>24</b>
	<b>Revision history</b>	<b>25</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	2
<b>Table 2.</b>	Absolute maximum ratings . . . . .	3
<b>Table 3.</b>	Operating conditions . . . . .	3
<b>Table 4.</b>	Electrical characteristics $V_{CC} = 5\text{ V}$ , $V_{icm} = V_{CC}/2$ , $R_L = 10\text{ k}\Omega$ connected to $V_{CC}/2$ (unless otherwise specified) . . .	4
<b>Table 5.</b>	Electrical characteristics $V_{CC} = 12\text{ V}$ , $V_{icm} = V_{CC}/2$ , $R_L = 10\text{ k}\Omega$ connected to $V_{CC}/2$ (unless otherwise specified) . .	6
<b>Table 6.</b>	Electrical characteristics $V_{CC} = 36\text{ V}$ , $V_{icm} = V_{CC}/2$ , $R_L = 10\text{ k}\Omega$ connected to $V_{CC}/2$ (unless otherwise specified) . .	8
<b>Table 7.</b>	SO8 package mechanical data . . . . .	20
<b>Table 8.</b>	MiniSO8 package mechanical data . . . . .	22
<b>Table 9.</b>	Order code . . . . .	24
<b>Table 10.</b>	Document revision history . . . . .	25

## List of figures

<b>Figure 1.</b>	Pin connections (top view) . . . . .	2
<b>Figure 2.</b>	Input offset voltage distribution at $V_{CC} = 5\text{ V}$ . . . . .	10
<b>Figure 3.</b>	Input offset voltage distribution at $V_{CC} = 12\text{ V}$ . . . . .	10
<b>Figure 4.</b>	Input offset voltage distribution at $V_{CC} = 36\text{ V}$ and $V_{icm} = 0\text{ V}$ . . . . .	10
<b>Figure 5.</b>	Input offset voltage distribution at $V_{CC} = 36\text{ V}$ and $V_{icm} = V_{CC}/2$ . . . . .	10
<b>Figure 6.</b>	Input offset voltage vs. input common mode voltage at $V_{CC} = 5\text{ V}$ . . . . .	11
<b>Figure 7.</b>	Input offset voltage vs. input common mode voltage at $V_{CC} = 12\text{ V}$ . . . . .	11
<b>Figure 8.</b>	Input offset voltage vs. input common mode voltage at $V_{CC} = 36\text{ V}$ . . . . .	11
<b>Figure 9.</b>	Input offset voltage vs. supply voltage . . . . .	11
<b>Figure 10.</b>	Input offset voltage vs. temperature . . . . .	11
<b>Figure 11.</b>	Input offset drift distribution . . . . .	11
<b>Figure 12.</b>	Supply current vs. input common mode voltage at $V_{CC} = 5\text{ V}$ . . . . .	12
<b>Figure 13.</b>	Supply current vs. input common mode voltage at $V_{CC} = 12\text{ V}$ . . . . .	12
<b>Figure 14.</b>	Supply current vs. input common mode voltage at $V_{CC} = 36\text{ V}$ . . . . .	12
<b>Figure 15.</b>	Supply current vs. supply voltage . . . . .	12
<b>Figure 16.</b>	Input bias current vs. input common mode voltage at $V_{CC} = 5\text{ V}$ . . . . .	12
<b>Figure 17.</b>	Input bias current vs. input common mode voltage at $V_{CC} = 12\text{ V}$ . . . . .	12
<b>Figure 18.</b>	Input bias current vs. input common mode voltage at $V_{CC} = 36\text{ V}$ . . . . .	13
<b>Figure 19.</b>	Output current vs. output voltage at $V_{CC} = 5\text{ V}$ . . . . .	13
<b>Figure 20.</b>	Output current vs. output voltage at $V_{CC} = 12\text{ V}$ . . . . .	13
<b>Figure 21.</b>	Output current vs. output voltage at $V_{CC} = 36\text{ V}$ . . . . .	13
<b>Figure 22.</b>	Output linearity at $V_{CC} = 36\text{ V}$ . . . . .	13
<b>Figure 23.</b>	CMRR and PSRR vs. frequency at $V_{CC} = 5\text{ V}$ . . . . .	13
<b>Figure 24.</b>	CMRR and PSRR vs. frequency at $V_{CC} = 12\text{ V}$ . . . . .	14
<b>Figure 25.</b>	CMRR and PSRR vs. frequency at $V_{CC} = 36\text{ V}$ . . . . .	14
<b>Figure 26.</b>	Bode plot at $V_{CC} = 5\text{ V}$ . . . . .	14
<b>Figure 27.</b>	Bode plot at $V_{CC} = 36\text{ V}$ . . . . .	14
<b>Figure 28.</b>	Slew rate vs. input common mode voltage at $V_{CC} = 5\text{ V}$ . . . . .	14
<b>Figure 29.</b>	Slew rate vs. input common mode voltage at $V_{CC} = 36\text{ V}$ . . . . .	14
<b>Figure 30.</b>	Output voltage vs. input voltage at $V_{CC} = 5\text{ V}$ . . . . .	15
<b>Figure 31.</b>	Output voltage vs. input voltage at $V_{CC} = 36\text{ V}$ . . . . .	15
<b>Figure 32.</b>	Output drop voltage $V_{OH}$ vs. supply voltage . . . . .	15
<b>Figure 33.</b>	Output drop voltage $V_{OL}$ vs. supply voltage . . . . .	15
<b>Figure 34.</b>	Noise vs. time at $V_{CC} = 36\text{ V}$ . . . . .	15
<b>Figure 35.</b>	Voltage noise density vs. frequency . . . . .	15
<b>Figure 36.</b>	Small signal response at $V_{CC} = 36\text{ V}$ . . . . .	16
<b>Figure 37.</b>	Large signal response at $V_{CC} = 36\text{ V}$ . . . . .	16
<b>Figure 38.</b>	Settling time on negative input step . . . . .	16
<b>Figure 39.</b>	Settling time on positive input step . . . . .	16
<b>Figure 40.</b>	Small step overshoot vs. load capacitance . . . . .	16
<b>Figure 41.</b>	Small step overshoot vs. $R_{iso}$ . . . . .	16
<b>Figure 42.</b>	Settling time vs. $R_{iso}$ . . . . .	17
<b>Figure 43.</b>	THD vs. frequency . . . . .	17
<b>Figure 44.</b>	Channel separation vs. frequency . . . . .	17
<b>Figure 45.</b>	EMI rejection vs. frequency . . . . .	17
<b>Figure 46.</b>	Positive overvoltage recovery . . . . .	17
<b>Figure 47.</b>	Negative overvoltage recovery . . . . .	17
<b>Figure 48.</b>	Startup behavior at $V_{CC} = 36\text{ V}$ . . . . .	18
<b>Figure 49.</b>	SO8 package outline . . . . .	20

---

Figure 50.	SO8 recommended footprint.....	21
Figure 51.	MiniSO8 package outline .....	22
Figure 52.	MiniSO8 recommended footprint.....	23

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved