Product Document





Datasheet

DS000503

NanEyeC

Miniature Camera Module

v2-00 • 2022-Apr-06



Content Guide

1	General Description 3
1.1 1.2 1.3	Key Benefits & Features3Applications4Block Diagram4
2	Ordering Information5
3	Pin Assignment 6
3.1 3.2	Pin Diagram6 Pin Description6
4	Absolute Maximum Ratings 7
5	Electrical Characteristics 8
6	Typical Operating Characteristics11
7	Functional Description 12
7.1 7.2 7.3 7.4 7.5	Sensor Architecture12Driving the NanEyeC14Matrix Readout15Serial Interface19Sensor Programming27
8	Register Description 30

8.1	Detailed Register Description	30
9	Application Information	. 34
9.1 9.2	Supply Generation	
10	Package Drawings & Markings	. 35
11	Tray Information	. 36
12	Soldering & Assembly Information	. 37
13	Appendix	. 38
13.1	Evaluation System	38
14	Revision Information	. 39
15	Legal Information	. 40



1 General Description

NanEyeC is a miniature sized image sensor for vision applications where size is a critical factor. The ability of the camera head to drive a signal through long cables makes this the ideal component for minimal diameter endoscopes.

With a footprint of a just 1 mm², it features a 320x320 resolution with a high sensitive 2.4-micron rolling shutter pixel, with large full well capacitance. The sensor has a high frame rate to permit SNR enhancement and a smooth, low delay display over a wide range of standard interfaces. On the other side the frame rate can be set to single frames for usage of extended exposure time and lower power consumption.

The sensor includes a 10-bit ADC and a bit serial single ended (SEIM) data interface, reducing external electronics for applications with short connections. An additional LVDS interface allows to drive the signal for longer distances.

The data line is semi duplex, such that configuration can be communicated to the sensor in the frame brake. The exposure time, dark level, analogue gain and frame rate can be programmed over the serial configuration interface.

1.1 Key Benefits & Features

The benefits and features of NanEyeC, Miniature Camera Module are listed below:

Figure 1:
Added Value of Using NanEyeC

Benefits	Features
Designed for the toughest confined space requirements	Footprint of 1 mm ² with 4 contact pads
Stays in sync	Frame rate of 0–58 fps @ 320x320 resolution with slave mode operation.
Flexible Connection	Possible to switch the serial interface to single ended mode for easier connection to ISPs.
Longer operation	Idle mode to reduce frame rate below single frames per seconds.
Envision the unseen	2.4-micron high sensitive pixel with 102.4 k pixel resolution



1.2 Applications


- Medical Applications
 - Pill cams
 - Intraoral scanning
- Industrial Applications
 - Robotics
 - Drones
 - IoT (Internet of things)

- Wearable Devices
 - Eye tracking
 - Virtual / Augmented reality
 - Gesture recognition

1.3 Block Diagram

The functional blocks of this device are shown below:

Figure 2: Functional Blocks of NanEyeC





2 Ordering Information

Ordering Code	Package	Optics	Delivery Form	Delivery Quantity
B&W Version				
NEC_B&W_SGA_FOV120_F4.0	Module only	FOV120; F4	Tray	496
RGB Version				
NEC_RGB_SGA_FOV120_F4.0	Module only	FOV120; F4	Tray	496



Information

Trays are labeled with unique IDs to guaranty production lot traceability. If tractability on device level is required the XY position of the device in the tray needs to be stored for later reference.



CAUTION

The NanEyeC module is NOT supplied sterile! Medical use of the system, not integrated into a medical device, may lead to serious harm, illness or death!



3 Pin Assignment

3.1 Pin Diagram

Figure 3:

Pin Assignment NanEyeC SGA 2x2 (top through view)

SGA	1	2
А	VDDA	VSS
В	SCLK / DATA-	SDAT / DATA+

3.2 Pin Description

Figure 4:

Pin Description of NanEyeC

Pin Number	Pin Name	Pin Type ⁽¹⁾	Description
SGA			
A2	VSS	VSS	Ground supply
B1	SCLK / DATA-	DIO	Serial clock input, LVDS neg. output
B2	SDAT / DATA+	DIO	Serial data input/output, LVDS pos. output
A1	VDDA	Supply	Positive supply

(1) Explanation of abbreviations:
DIO Digital Input/Output



4 Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 5
Absolute Maximum Ratings of NanEyeC

Symbol	Parameter	Min	Max	Unit	Comments
Electrical Pa	rameters				
V_{DDA}	Supply Voltage to Ground	-0.5	3.6	V	
V _{SCLK} , V _{SDAT}	Input Pin Voltage to Ground	-0.5	3.6	V	
Electrostatio	Discharge				
ESD _{HBM}	Electrostatic Discharge HBM	±	- 2	kV	JEDEC JS-001-2017
Temperature	Ranges and Storage Conditions				
T _A	Operating Ambient Temperature	-20	70	°C	(1) (2)
	Good Image Quality	15	55	°C	
RH _{NC}	Relative Humidity (non- condensing)	5	85	%	(1)
T _{STRG}	Storage Temperature Range	-	40	°C	According to MSL3 storing
RH _{NC_STRG}	Long Term Storage Humidity	-	90	%	conditions mentioned on MBB (Moisture Barrier
t _{STRG}	Storage Time		1	yr	Bag)
T _{BODY}	Package Body Temperature		260	°C	IPC/JEDEC J-STD-020 ⁽³⁾
	Number of Reflow Cycles		3		(4)
T_{DRY}	Recommended Dry Bake Temperature	105	125	°C	
t _{DRY}	Recommended Dry Bake Time	6	24	h	@ 125 °C
MSL_SGA	Moisture Sensitivity Level SGA Module with Lenses		3		Represents a floor life time of 168 h

⁽¹⁾ Long term exposure toward the maximum operating temperature will accelerate device degradation.

⁽²⁾ UV curing process is in our conviction not causing any harm to the sensor.

⁽³⁾ The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices". Solder balls made of SAC305.

⁽⁴⁾ Due to the small pad pitch, standard reflow process may need to be adjusted to achieve reliable solder result.



5 Electrical Characteristics

The parameters with Min and Max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. Parameters without tolerance are typical values.

Figure 6: Electrical Characteristics of NanEyeC

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VDDA	Supply voltage		3.2	3.3	3.4	V
VN _{RMS} VDDA	RMS noise on VDDA		0.2	0.0	5	mV
VN _{PP} VDDA	Peak to peak noise on VDDA				20	mV
P _{CLK_STD} ⁽¹⁾	Internal pixel clock	Set by mclk_mode1:0] and high_speed[0]		1.03 2.05 4.09		MHz
P _{CLK_HS} ⁽²⁾	Internal pixel clock high speed	Set by mclk_mode1:0] and high_speed[0]		1.31 2.59 5.22		MHz
		Idle mode = OFF, MCLK=31MHz (LVDS)		12		mW
P _{tot_3.3}	Total power consumption	Idle mode = OFF, MCLK=31MHz (SEIM)		9.7		mW
		Idle mode = ON		3.2		mW
Digital Upstre	eam Interface					
V _{IL}	SCLK,SDAT low level input voltage		-0.3		0.4	V
V_{IH}	SCLK,SDAT high level input voltage		VDDA -0.3		VDDA +0.3	V
ts	Setup time for upstream configuration relative to SCLK		3			ns
t _H	Hold time for upstream configuration relative to SCLK		3			ns
f _{SCLK_LVDS}	SCLK frequency in LVDS				2.5	MHz
f _{SCLK_SEIM}	SCLK frequency in SEIM				75	MHz
SEIM Downst	ream Interface					
	External clock in single ended mode			60	75	MHz
t _{slew, rising}	Input slew rate of rising edge			3		ns
t _{slew, falling}	Input slew rate of falling edge			3		ns
t _{delay}	Clock in to Data our delay			2.1		ns
I _{SDAT, SCLK}	SEIM output signal current,	Set by output_curr[1:0]		3.99.6		mA



Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
LVDS Downstream Interface								
V _{CM}	Common mode output voltage (DATA+/-)		1	1.4	1.8	V		
I _{DATA+,DATA} -	LVDS output signal current,	Set by output_curr[1:0]		0.62		mA		
B _{CLK_STD}	Bit clock for serial data transmission (12x Pclk)	Set by mclk_mode[1:0] and high_speed[0]		12 25 49		MHz		
B _{CLK_HS}	Bit clock for serial data transmission high speed (12x Pclk)	set by mclk_mode[1:0] and high_speed[0]		16 31 63		MHz		
J_{DATA}	Jitter data clock		-20		20	%		
	LVDS differential peak-peak swing	Zterm=120 Ω		72240		mV		
tslew, rising	Output slew rate of rising edge			3		ns		
t _{slew, falling}	Output slew rate of falling edge			3		ns		

⁽¹⁾ _STD -> assuming High Speed bit OFF

Figure 7: Electro-Optical Characteristics of NanEyeC

Parameter	Value	Remark		
Resolution	102.4 kP, 320 (H) x 320 (V)			
Pixel size	2.4 μm x 2.4 μm			
Optical format	1/15"			
Pixel type	4T shared, FSI			
Shutter type	Rolling Shutter			
Color filters	RGB (Bayer Pattern) or B&W			
Micro lenses	Yes (for color version)			
Lens stack	BF = 8 mm DOF = 4 mm to infinite EFL = 367 μ m	Triple element lens		
Programmable register	Sensor parameter	Exposure time, dark level, frame rate, analog gain and LVDS drive current		
Programmable gain	4 steps 0.8x/1x/1.3x/2x	Analog		
Exposure times	0.13 – 261 ms	@ default main clock		
ADC	10-bit	Column ADC		
Frame rate	4-38 fps (5-49 fps HS mode) 0-58 fps (with SEIM)	LVDS (Adjustable via register settings) SEIM (in slave mode)		
Output interface	1x LVDS @ 63 Mbps 1x SEIM @ 75 Mbps	@ 49 Hz @ 58 Hz		
Size	1040 μm x 1040 μm ±60 μm	Module including sensor, lens stack, side wall painting and cable assembly		

⁽²⁾ _HS -> assuming HS Speed bit ON



Figure 8: Electro-Optical Parameter

Parameter	RGB		Mono	Unit
Responsivity	8.9		6.61	DN/nJ/cm ²
Full well capacity		6.2		ke-
Conversion gain		0.137		DN/e-
QE (@510 nm)	42.5		33.9	%
Temporal read noise in dark / dark noise		0.84 6.1		DN e-
Dynamic range		60		dB
SNR (50 % sat)		34		dB
SNR max		38.4		dB
Dark current @ 60 °C		9.2		DN/s
DSNU		0.84		DN
PRNU	1.3		1.7	%
FSD		860		DN

⁽¹⁾ Measured on a B&W sensor at nm 530 illumination, for MCLK=25 MHz setting. The values are all without software correction. The measurement methods used to get these values are those recommended by the European Machine Vision Association standard 1288 for the Machine Vision Sensors and Cameras: http://www.emva.org/standards-technology/emva-1288/

⁽²⁾ The values shown in the table are averaged values across several samples and different operating points (supply, clock speed, gain, etc).



6 Typical Operating Characteristics

Figure 9: QE & Responsivity (RGB)




Figure 10: QE & Responsivity (Mono)




Figure 11: MTF





Figure 12: Distortion





7 Functional Description


7.1 Sensor Architecture

Figure 2 shows the image sensor architecture. The internal state machine generates the necessary signals for image acquisition. The image information received in the pixels (rolling shutter) is read out sequentially, row-by-row. On the pixel output, an analog gain is possible. The pixel values then passes to a column ADC cell, in which analog to digital conversion is performed. The digital signals are then read out over a LVDS or single ended output channel.

7.1.1 Pixel Array

The pixel array consists of 320 x 320 square rolling shutter pixels with a pitch of 2.4 μ m (2.4 μ m x 2.4 μ m). The pixel architecture used in this sensor is a 4T type structure, with two pixel vertically shared. This results in an optical area of 768 μ m x 768 μ m (1.09 mm diameter).

Figure 13: Pixel Array



The pixels are designed to achieve maximum sensitivity with low noise (using CDS). Micro lenses are placed on top of the pixels for improved fill factor and quantum efficiency (color sensor only).

There are two electrical black pixels and two electrically saturated pixels on the upper right and lower left hand corner, which may be used to check consistency of received data.



7.1.2 Analog Front End

The analog front end consists of 2 major parts, a column amplifier block and a column ADC block.

The column amplifier prepares the pixel signal for the column ADC. The column ADC converts the analog pixel value into a digital value. The architecture allows a full linear AD conversion of 10 bits, with a programmable conversion gain. All gain and offset settings can be programmed using the Single Ended Serial interface.

7.1.3 LVDS Block

The LVDS block converts the digital data coming from the column ADC into standard serial LVDS data. During transfer of the image data, the pixel values are transmitted in bit serial manner with 12 bits and embedded clock using Manchester coding [start bit (1 bit) + data (10 bit) + stop bit (1 bit)]. The sensor has one LVDS output pair.

7.1.4 SEIM Block

Optional, if the sensor chip is close to the data receiver, the output can be switched to a single ended interface mode for easier interface to standard ISPs. In this case the DATA+ line carries the data while DATA- line transmits the clock. The data word coding with start bit (1 bit) + data (10 bit) + stop bit (1 bit) is the same as in the LVDS mode.

7.1.5 State Machine

The state machine will generate all required control signals to operate the sensor. The clock is derived from an on-chip master clock generator (LVDS mode) or the clock provided on SCLK pin in (SEIM). The clock speed and so the number of transmitted frames can be set via registers bits. A detailed description of the registers and sensor programming can be found in chapter 7.5 and chapter 8 of this document.

7.1.6 Single Ended Serial Interface

The single ended serial interface is used to load the registers with data. It is multiplexed with the LVDS interface, data can be send in the frame windows of the receiving image information. The data in these registers is used by the state machine and ADC block while driving and reading out the image sensor. Features like exposure time, gain, offset and frame rate can be programmed using this interface. Chapter 7.5 and chapter 8 contain more details on register programming.

The sensor will start up in IDLE MODE, having the single ended serial interface active until a proper output mode LVDS/SEIM is selected and the idle mode is deactivated.



7.1.7 Optics

The optional optics available for the sensor is a high performance miniature lens module. It will be directly mounted on the image sensor and has its best focus position defined by design, so no mechanical set of focus is needed. The front of the lens module is made of D 263®T eco clear borosilicate glass. The design is made in such way that the surface towards the object is flat, so the lens performance is not influenced by the medium between the object and lens. Only the opening angle of the lens is reduced when the system operates in water.

7.2 Driving the NanEyeC

The NanEyeC image sensor is based on CMOS technology and is a system on chip, which means that all needed clocks and additional supplies are generated on-chip.

7.2.1 Supply Voltage

The sensor operates from a single supply voltage VDDA. In addition, a VDDPIX (reset voltage for the pixels) as well as separated supplies for digital blocks are generated internally.

For reference schematic and external components please refer to chapter 9 Application Information.

7.2.2 Start-Up Sequence

The sensor is fully self timed and operates in a free running master mode. After power up, the sensor performs an internal power on reset, and then moves to IDLE MODE, having the single ended serial upstream interface active. This gives the possibility to adjust the sensor settings, especially selecting the output mode, before disabling the idle mode and starting the image data transmission.

7.2.3 Reset Sequence

No special reset sequence needed.

7.2.4 Frame Rate

The frame rate can be adjusted be changing the settings for the master clock (MCLK). There is also a high speed mode available to generate even higher frame rates.

In SEIM operation the chip operates in slave mode with MCLK provided from external. To synchronize 2 or more cameras the same clock has to be provided to the cameras from the host side.



7.3 Matrix Readout


To guarantee a high fill factor a pixel layout with the two vertical electrical shared pixels has been developed.

The matrix readout is according the following sequence:

- Read first row (R1.1), starting in the position (1,1) and finishing in the position (1,320)
- Read second row (R1.2), starting in the position (2,1) and finishing in the position (2,320)
- .
- Read last row (R160.2), starting in the position (320,1) and finishing in the position (320,320)

Note that (row,column), i.e., (2,1) represents row 2 column 1.


Figure 14: Shared Pixel Matrix Readout



7.3.1 Color Filters

When a color version of the NanEyeC is used, the color filters are applied in a Bayer pattern. The first pixel read-out, pixel (1,1), is the bottom left one and has a blue filter.

Figure 15:
Colored Version Bayer Pattern Matrix






7.3.2 Sequence of Operation

The NanEyeC sensor will start in INTERFACE MODE waiting for configuration and request to leave idle mode. After the request, the sensor will go to a loop of 4 modes, which are described below. The frame time is defined by the total duration of these 4 modes:

- INTERFACE MODE: During this mode, which is active during 648 PP¹ it is possible to write and update the register configuration. In this mode DATA pins are used as SDAT and SCLK.
- SYNC MODE: During this mode the sensor is transmitting training pattern to allow the sensor synchronization (duration of 656 PP).
- DELAY MODE: During this mode the sensor will keep the previous state during the programmed time while sending the sync pattern. The time can be programmed between 2 to 498 row periods.
- READOUT MODE: During this mode the sensor assumes that the synchronization is done and starts to send image data, the pixel values are transmitted in bit serial manner over an LVDS channel with embedded clock, or single ended depending on the selected transmission mode.
 Note that before each row a Start of Row identification is sent with the duration of 8 PP and that after the last row an End Of Frame is sent with the duration of 8 PP.

The sensor transmit synchronization pattern at least for the period of four rows, corresponding to the SYNC MODE and to the DELAY MODE (if set to the minimum programmable value). But it can transmit the pattern continuously for a longer time period, according the rows_delay[4:0] value programmed, which can take from 2 to 498 row clock period (2*328PP to 498*328PP).

Figure 16: Sequence of Operation



¹ PP refer to Pixel Period



Figure 17: **Matrix Readout Sequence**

		Start	Data	Interface					
Phase #	Status	Bit	XOR	Status	Duration	Function			
INTERFACE	INTERFACE MODE								
SERIAL	Time for serial configuration ⁽¹⁾	N/A	N/A	S_INT IN	648 PP ⁽²⁾	Serial Interface			
SYNC MODE	SYNC MODE								
SYNC	Transmission of continuous 0	0	Yes	LVDS OUT	328*2 PP	Re-Synchronization			
DELAY MOD	E								
DELAY	Transmission of continuous 0	0	Yes	LVDS OUT	328*2 PP to 328*498 PP	Programmed Delay			
READOUT M	ODE								
RD R1.1	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row			
KD KT.T	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 1)			
RD R1.2	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row			
RD R1.2	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 2)			
RD R2.1	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row			
RD RZ.1	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 3)			
DD D2 2	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row			
RD R2.2	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 4)			
readout other	rows								
DD D460.4	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row			
RD R160.1	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 319)			
RD R160.2	Transmission of continuous 0	0	Yes	LVDS OUT	8 PP	Start of Row			
KD K 100.2	Transmission of 320 pixel values	1	Yes	LVDS OUT	320 PP	Image Data (Row 320)			
RD EOF	Transmission of continuous 0	0	No	LVDS OUT	8 PP	End of Frame			

It is recommended to drive the data bus during the entire upstream communication phase, even if no register data is sent to the sensor. This is to avoid pick up of EMI on the lines floating during the communication phase when not driven by the application.

When IDLE MODE is OFF. If IDLE MODE is enabled the sensor remains in this working mode until the IDLE MODE is (2) disabled.





CAUTION

- The sensor fully is self timed and cycles between the downstream and the upstream mode.
 Therefore it is the user's responsibility to tristate the upstream drivers of the serial configuration link prior to the start of data transmission from the sensor.
- Due to the limited current output from the sensor it is not expected that conflicting drive of the data lines will permanently destroy the sensor, however this condition would seriously degrade the data integrity and is not qualified in terms of device reliability and life time.




7.4 Serial Interface

The chip features a bi-directional data interface. During transfer of the image data, the pixel values are transmitted in bit serial manner over an LVDS channel with an embedded clock. After each frame, the data interface is switched for a defined time to an upstream configuration interface. This needs a synchronization every time it passes from the upstream to a new downstream mode at the image receiver side. The positive LVDS channel holds the serial configuration data and the negative channel holds the serial interface clock.

By register configuration the downstream interface can be chosen to be LVDS type with the serial data EXOR combined with the bit clock (Manchester Code) or to be single ended (SEIM).

The SEIM is only suitable for applications where the data receiver is placed very close to the sensor chip. For any application where the sensor is used with connection cable between the sensor and the receiver, the use of the LVDS mode is recommended. In SEIM the bit serial data stream is not EXOR combined with the bit clock.

Figure 18: LVDS Data Interface Between Sensor and Proximal Electronics






7.4.1 NanEyeC LVDS Data Interface (Downstream)

The NanEyeC image data on chip is generated as a 10-bit representation. A start and a stop bit is then added to the data. The bit serial data interface then transmits the data with 12 times the pixel frequency.

Figure 19: LVDS Downstream Mode



Data Word

The data word is EXOR gated with the serial clock before sent bit serial according to the following scheme:

Figure 20: Data Word Encoding

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start				F	Pixel Data	a (10 bits	s)				Stop
Content	1	MSB									LSB	0

An example of this is:

- 10-bit data word: 0110001101
- Including start and stop bits: 101100011010
- 12-bit word EXOR with the data clock:
 - 01 01 01 01 01 01 01 01 01 01 01 data clock (main clock)
 - 11 00 11 11 00 00 00 11 11 00 11 00 12 bit data @ data clock frequency
 - 10 01 10 10 01 01 01 10 10 01 10 01 data word result



Training Pattern Word

The training pattern is transmitted during SYNC MODE and DELAY MODE, and also during READOUT MODE as Start of Row identification. It is a 12-bit word with all 0's, start and stop bit also at 0, EXOR gated with the main clock.

Figure 21:
Training Pattern Word Encoding

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start		Start Row								Stop	
Content	0	0	0	0	0	0	0	0	0	0	0	0

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 000000000000
- 12-bit word EXOR with the data clock:
 - 01 01 01 01 01 01 01 01 01 01 01 data clock (main clock)
 - 00 00 00 00 00 00 00 00 00 00 00 12-bit at 0's @ data clock frequency
 - 01 01 01 01 01 01 01 01 01 01 01 01 training pattern word result

End of Frame Word

The end of frame word is similar to the training pattern, it is a 12-bit word with all 0's, start and stop bit also at 0, but in this particular case it is not EXOR with main clock. It is transmitted in the end of the readout phase (READOUT MODE).

Figure 22: End of Frame Word Encoding⁽¹⁾

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start					Start	Row					Stop
Content	0	0	0	0	0	0	0	0	0	0	0	0

(1) No EXOR with main clock!

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 000000000000
- 12-bit word **no** EXOR with the data clock:
 - 01 01 01 01 01 01 01 01 01 01 01 data clock (main clock)
 - 00 00 00 00 00 00 00 00 00 00 00 00 − 12-bit at 0's @ data clock frequency
 - 00 00 00 00 00 00 00 00 00 00 00 end of frame word result




Start of Row Identification

Note that the start of row identification consist in sending the training pattern (010101010101010101010101) 8 times.

After 8 times transmitting the training pattern the data transmission for a particular row starts. Note that it is possible to identify a new row easily by detecting two ones after the eight training pattern words. The ones appearance results from the last bit of the start line and the first bit of the image data (start bit XOR with data clock) as is shown below:

Figure 23: Start of Row Identification



End of Frame Identification

The End of Frame identification is sent after the last row and before the Serial Phase, it is the End of Frame word repeated 8 times.

Figure 24: End of Frame Identification

	(
'00 00 00 00 00 00 00 00 00 00 00 00'	6x end of frame) '00 00 00 00 00 00 00 00 00 00 00 00'
	/	

Re-Sync Identification

The Re-sync identification is sent during the SYNC MODE after the INTERFACE MODE (serial upstream configuration phase) in order to restart the sensor synchronism. It will send the training pattern word during 656 PP.

DELAY MODE Identification

During DELAY MODE the training word is sent 2*328 to 498*328 times. The number of repetitions can be programmed with rows_delay[4:0].




7.4.2 NanEyeC Single Ended Mode (Downstream)

NanEyeC uses the SEIM mode, the data is transmitted in Single Ended Interface Mode. Data is generated as 10-bit representation. Each pixel data is transmitted in a pixel clock, what means a data bit rate at 12 times the pixel frequency. Then the 12-bit pixel data word is done adding a start and stop bit to the 10-bit.

In SEIM the DATA- line is always configured as an input, and receives the bit clock. The pixel clock is internally generated by means of diving this clock by 12. The serial transmission is directly clocked by the provided clock signal, and a new bit is transmitted on each rising edge of the received clock. As the on chip ADC will still run on the on chip oscillator, it is the user responsibility to assure the provided clock does not exceed 90% of the nominal clock frequency as a function of the clock division bits given by the table in Figure 38. Lower clock frequencies are possible. While functionally it may be possible to hold the provided clock, artefacts due to different exposure times will occur.

Figure 25: SEIM Downstream



Data Word SEIM

It is a 12-bit word transmitted during READOUT MODE, after each Start of Row identification.

Figure 26:
Data Word Encoding SEIM

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start				F	Pixel Data	a (10 bits	s)				Stop
Content	1	MSB									LSB	0

An example of this is:

- 10-bit data word: 0110001101
- Including start and stop bits: 101100011010
- 12-bit word:
 - 10 10 10 10 10 10 10 10 10 10 10 data clock (main clock)
 - 11 00 11 11 00 00 00 11 11 00 11 00 data word



Training Pattern Word SEIM

The training pattern is transmitted during SYNC MODE and DELAY MODE, and also during READOUT MODE as Start of Row identification. It is a 12-bit word with stop bit set to 1.

Figure 27: Training Pattern Word Encoding SEIM

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start					Start	Row					Stop
Content	0	1	0	1	0	1	0	1	0	1	0	1

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 010101010101
- 12-bit word:
 - 10 10 10 10 10 10 10 10 10 10 10 data clock (main clock)
 - 00 11 00 11 00 11 00 11 00 11 training pattern word result

End of Frame Word SEIM

The end of frame word is similar to the training pattern, it is a 12-bit word with all 0's, start and stop bit also at 0. It is transmitted in the end of the Readout phase.

Figure 28: End of Frame Word Encoding SEIM

Bit #	0	1	2	3	4	5	6	7	8	9	10	11
Function	Start					Start	Row					Stop
Content	0	0	0	0	0	0	0	0	0	0	0	0

(1) No EXOR with main clock!

An example of this is:

- 10-bit data word: 0000000000
- Including start and stop bits: 000000000000
- 12-bit word:
 - 10 10 10 10 10 10 10 10 10 10 10 10 data clock (main clock)
 - 00 00 00 00 00 00 00 00 00 00 00 end of frame word




Start of Row Identification SEIM

Note that the start of row identification consist in sending the training pattern (00 11 00 11 00 11 00 11 00 11 00 11 00 11) 8 times.

After 8 times transmitting the training pattern the data transmission for a particular row starts. Note that it is possible to identify a new row easily by detecting two ones after the eight training pattern words. The ones appearance results from the last bit of the start line and the first bit of the image data (start bit XOR with data clock) as is shown below:


Figure 29: Start of Row Identification SEIM



End of Frame Identification SEIM

The End of Frame identification is sent after the last row and before the Serial Phase, it is the End of Frame word repeated 8 times.

Figure 30: End of Frame Identification SEIM



Re-Sync Identification SEIM

The Re-Sync identification is sent during the SYNC MODE after the INTERFACE MODE (serial upstream configuration phase) in order to restart the sensor synchronism. It will send the training pattern word during 656 PP.

DELAY MODE Identification SEIM

During DELAY MODE the training word is sent 2*328 to 498*328 times. The number of repetitions can be programmed with rows_delay[4:0].



7.4.3 Serial Configuration Interface (Upstream)

The serial interface is active for 648 PP (INERFACE MODE) and consists of two 16-bit write only registers. The registers can be updated between frames by the serial data line - SDAT and by the serial clock line – SCLK external controlled signal. The registers are written by sending a 4-bit update code, followed by a 3-bit register address (only register 000 and 001 are implemented), 16-bit register data and a bit fixed to "0".

Sending data to the sensor must not be done with the first clock pulse provided to the sensor. It's required to send at least one activation clock pulse upfront. It needs to be avoided to send configuration data in the last PP of the INTERFACE MODE.

All data is written MSB to LSB. Data is captured on the rising edge of SCLK. It is recommended to change SDAT on the falling edge of SCLK to guarantee maximum set-up and hold times.

The content of the input shift register is updated to the effective register, once a correct update code (1001) has been received and shifted by 24 serial clocks. The input shift register is reset to all 0's, 1 SCLK clock after the code detection.

The below table indicates the sequence of writing update code, register address and register data.

Figure 31: Register Update Sequence

# Rising Edge of SCL after Reset	1	2	3	4	5	6	7	8	9		22	23	24
Function		Update	e code		Reg	ister add	ress	R	egister	conter	nt (16-bit	:)	Reset
Content	1	0	0	1	0	0	Χ	MSB				LSB	0

- (1) Register address 000 for Configuration_0 register
- (2) Register address 001 for Configuration_1 register

A correct sequence must have 24 SCLK, where:

- The first 4 SCLK are for detection of a correct code (must be 1001).
- The next 3 SCLK will indicate the register to be written (000 or 001).
- The next 16 SCLK will pass the data information (from MSB to LSB).
- Finally the last SCLK will pass the bit "0" that is used to separate words.

To signalize the end of the INTERFACE MODE, the device transmit a specific word in the last PP depending if it is in SEIM or LVDS mode:

• SEIM: 00 00 00 00 00 00 11 00 11 00 11

LVDS: 00 00 00 00 00 00 01 01 01 01 01



7.5 Sensor Programming


This section explains how the NanEyeC can be programmed using the on-board registers.

7.5.1 Exposure Time Control

Exposure time is defined based on the amount of rows in reset set by user and the frame rate, which is dependent on the main clock frequency and the delay mode setting. The NanEyeC sensor features a rolling shutter, which means one row is selected for readout while a defined number of previous rows are in reset, and all the others rows are in integration.

Configuring the DELAY MODE at the beginning of each frame, can be used to increase the integration time.

Figure 32: Row Readout Operation



The frame time is defined by a full cycle in the state-machine including the matrix readout as well as the time between frames for INTERFACE, SYNC and DELAY MODE.

Equation 1: Frame Time

 $t_{frame} = t_{rows_btw_frame} + t_{rows_matrix}$



The effective exposure time thus is given by the formula:

Equation 2: Exposure Time

 $t_{exp} = t_{rows_btw_frame} + t_{rows_matrix} - t_{rows_in_reset} - t_{rows_in_readout}$

 t_{exp} = The effective exposure time $t_{rows_btw_frames}$ = Time for of rows between frames

trows_matrix = Time for active pixel matrix readout

 $t_{rows_in_reset}$ = Time of rows in reset $t_{rows_in_readout}$ = Time of rows in readout

Equation 3: Time for Rows between Frame

$$t_{rows_btw_frame} = t_{rows_spi} + t_{rows_sync} + t_{rows_delay}$$

 $t_{rows_spi} = 648 \, PP$

 $t_{rows_sync} = 2 * 328 PP = 656 PP$

 $t_{rows_delay} = (16 * rows_delay[4:0] + 2) * 328 PP$

Equation 4: Time for Active Pixel Matrix Readout

$$t_{rows\ matrix} = 320 * 328\ PP + 8\ PP = 104968\ PP$$

Determined by the size of the pixel matrix with 328 PP per each row.

Equation 5: Time for Rows in Reset

$$t_{rows_in_reset} = (2 * rows_in_reset[7:0] + 2) * 328 PP$$


rows_in_reset[7:0] maximum value is equal to the total number of sensor rows.

Equation 6: Time for Row in Readout

$$Trow_{in\ readout} = 2 * 328 PP = 656 PP$$

Figure 33:

Row Readout Timing Diagram






7.5.2 Offset and Analog Gain

It is a 10-bit full linear ADC. The architecture of the ADC allows programming several parameters:

- Voltage Reference for signal (vref[1:0])
- Ramp Gain (ramp_gain[1:0])
- Ramp Offset Voltage (offset_ramp[1:0])
- CDS gain (cds_gain[0])
- CDS current (bias_curr_increase[0])

See the configurable values in section 8 Register Description

Figure 34: ADC Settings





8 Register Description

8.1 Detailed Register Description

Figure 35: Configuration_0 Register

Addr:	00h	Configura	ation_0	
Bit	Bit Name	Default	Access	Bit Description
15:8	rows_in_reset[7:0]	80h	WO	Sets the number of rows in reset: rows _{in_rst} = 2*rows_in_reset[7:0]+2 Default: 258
7:6	vrst_pix[1:0]	10b	WO	Sets the pixel reset voltage: 0: 2.2 V 1: 2.4 V 2: 2.6 V (recommended) 3: 3.3 V
5:4	ramp_gain[1:0]	01b	WO	Sets the analogue ADC ramp gain: See Figure 36.
3:2	offset_ramp[1:0]	01b	WO	Sets the ramp offset (dark level) value 0: 1.9 V 1: 2 V 2: 2.1 V 3: 2.2 V (recommended)
1:0	output_curr[7:0]	01b	WO	Sets the LVDS output current 0: 600 μA / 3.9 mA 1: 1200 μA / 5.8 mA 2: 1800 μA / 7.7 mA 3: 2000 μA / 9.6 mA



Figure 36: ADC Ramp Gain Settings

MCLK [MHz]	ramp_gain[1:0]	Ramp Gain	MCLK [MHz]	ramp_gain[1:0]	Ramp Gain
	00	0.79		00	0.79
12 -	01	0.99	- 16 —	01	0.99
12 -	10	1.32	10	10	1.32
	11	1.97		11	1.97
	00	0.80		00	0.81
25 -	01	1.00	- 31 —	01	1.01
25	10	1.33	31 -	10	1.35
	11	2.00		11	2.03
	00	0.83		00	0.83
49 -	01	1.03	- 63 —	01	1.04
49 -	10	1.38	- 63 —	10	1.39
	11	2.07		11	2.10



Figure 37: Configuration_1 Register

Addr: (01h	Configu	ration_1	
Bit	Bit Name	Default	Access	Bit Description
15:11	rows_delay[4:0]	00h	WO	Sets the number of rows period in delay mode rows _{delay} = 16* <i>rows_delay</i> [4:0]+2 Default: 2
10	bias_curr_increase[0]	0b	WO	0: Nominal bias current 1: ~2x bias current, reduces settling time for high speed applications
9	cds_gain[0]	1b	WO	0: CDS gain 1.3 (recommended) 1: CDS gain 2
8	output_mode[0]	1b	WO	0: SEIM 1: LVDS
7:6	mclk_mode[1:0]	01b	WO	Sets main clock frequency: See Figure 38 0: Main clock 2x 1: Default 2: Main clock /2 3: Main clock /2
5:4	vref[1:0]	01b	WO	Sets the reference voltage for CDS: 0: 1.9 V 1: 2 V 2: 2.1 V (recommended) 3: 2.2 V
3:2	cvc_curr[1:0]	10b	WO	Sets the CVC current: See Figure 39. Recommended to set to 01b.
1	idle_mode[0]	1b	WO	Sets the sensor to work in idle mode with lower power consumption 0: Idle mode disabled 1: Idle mode enabled
0	high_speed[0]	0b	WO	Sets clock to high speed mode: See Figure 38. 0: MCLK high speed mode off 1: MCLK high speed mode enabled



Figure 38: Main Clock Configurations & Frame Rates

high_speed[0]	mclk_mode[1:0]	Description	Interface Speed MCLK [MHz]	Frame Rate [fps]
	00	Main clock 2x	49.1	38
0	01	Default	24.7	19
	1x	Main clock /2	12.3	9
	00	Main clock 2x	62.6	49
1	01	Default HS	31.1	24
	1x	Main clock /2	15.7	12

Figure 39: CVC Current Settings

MCLK [MHz]	CVC_CURR[1:0]	CVC Current [μΑ)	MCLK [MHz]	CVC_CURR[1:0]	CVC Current [μΑ)
12	00	0.36		00	0.46
	01	0.79	 16	01	103
	10	0.98		10	1.29
	11	1.44		11	1.88
25	00	0.69		00	0.90
	01	1.58	_ _ 31	01	2.05
	10	1.98	_ 31	10	2.59
	11	2.93	_	11	3.85
49	00	1.54		00	1.75
	01	3.18	 63	01	4.14
	10	4.06	— 63	10	5.30
	11	6.07		11	7.95



9 Application Information


9.1 Supply Generation

Having an LDO to generate a dedicated low noise supply is recommended. It has to be kept in mind that the cable has about 7 Ω per meter length. So for different cable length and clock speeds used it should be verified that the supply voltage at the sensor is within the required range.

9.2 External Components

Figure 40: External Components LVDS

Figure 41: External Components SEIM







Figure 42: External Components Recommendations

Component	Description	Nominal Value	Unit
C0	Power supply decoupling (close to the camera)	≥220	nF
C1	Power supply decoupling	>100	nF
C2	Differential load on LVDS lines (parasitics)	<3	pF
C3	Single ended load on LVDS lines (parasitics)	<5	pF
Zterm	Impedance of LVDS termination (only in case of LVDS interface, leave open otherwise)	120	Ω



10 Package Drawings & Markings

Figure 43:
NanEyeC SGA 2x2 Package Outline Drawing (bottom view)




- (1) All dimensions are in millimeters. Angles in degrees.
- (2) If not otherwise noted all tolerances are ±0.1 mm.
- (3) This package contains no lead (Pb).
- (4) This drawing is subject to change without notice.



11 Tray Information

Figure 44:
Tray Information for Module Shipments



(1) This drawing is subject to change without notice.



12 Soldering & Assembly Information

No special reflow profile needed, but some care should be taken due to the height of the module to avoid tilting during the soldering process.

Automatic soldering with a vapor phase reflow process worked fine to our experience together with the other components. This method has reduced airflow and avoids tilting of the modules during the soldering.

The modules ship in a standard JTEC tray, so can be handled by a BGA pick and place machine for an automatic placement of the modules on the PCB. Cleaning the nozzle to avoid contamination of the front glass is recommended.

If the module or PCB is exposed to light some care on light sealing should be taken.

Due the height of the solder balls ambient light may reach the image sensor from the back side. For the light sealing on the bottom of the module to the PCB we recommend to use a sealing compound.

For light shielding from the back through the PCB or flex cable please foresee a metal plane for shielding or a black painting on the opposite side of the PCB.



13 Appendix

13.1 Evaluation System

Optionally with the NanEyeC Module, ams OSRAM provides a base station and software to run the device on a PC in real-time with all necessary image corrections. The complete system consists of the module, the USB interface box and the PC software.



14 Revision Information

Document Status	Product Status	Definition	
Product Preview	Pre-Development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice	
Preliminary Datasheet	Pre-Production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice	
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams-OSRAM AG standard warranty as given in the General Terms of Trade	
Datasheet (discontinued)	Discontinued	Information in this datasheet is based on products which conform to specifications in accordance with the terms of ams-OSRAM AG standard warranty as given in the General Terms of Trade, but these products have been superseded and should not be used for new designs	

Page
4
7
9
9
10
16, 27
34

- Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- Correction of typographical errors is not explicitly mentioned.



Legal Information 15

Copyrights & Disclaimer

Copyright ams-OSRAM AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams-OSRAM AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams-OSRAM AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams-OSRAM AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams-OSRAM AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams-OSRAM AG for each application. This product is provided by ams-OSRAM AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams-OSRAM AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams-OSRAM AG rendering of technical or other services.

RoHS Compliant & ams Green Statement

RoHS Compliant: The term RoHS compliant means that ams-OSRAM AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment EU 2015/863), including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free

ams Green (RoHS compliant and no Sb/Br/CI): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) and do not contain Chlorine (Cl not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams-OSRAM AG knowledge and belief as of the date that it is provided. ams-OSRAM AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams-OSRAM AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams-OSRAM AG and ams-OSRAM AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Headquarters

ams-OSRAM AG Tobelbader Strasse 30 8141 Premstaetten Austria, Europe

Tel: +43 (0) 3136 500 0

Please visit our website at www.ams.com

Buy our products or get free samples online at www.ams.com/Products Technical Support is available at www.ams.com/Technical-Support Provide feedback about this document at www.ams.com/Document-Feedback

For sales offices, distributors and representatives go to www.ams.com/Contact

For further information and requests, e-mail us at ams_sales@ams.com