

## RZ/G3S Group

Overview for User's Manual: Hardware

Renesas Microprocessor RZ Family / RZ/G Series

arm

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="https://www.renesas.com/contact/">www.renesas.com/contact/</a>.

# Trademarks (continued) For the "Cortex" notation, it is used as follows; - Arm® Cortex®-A55 - Arm® Cortex®-M33

Note that after this page, they may be noted as Cortex-A55 and Cortex-M33 respectively.

Examples of trademark or registered trademark used in the RZ/G series User's Manual: Hardware;

CoreLink™: CoreLink is a trademark of Arm Limited.

 $CoreSight^{\intercal}: CoreSight \ is \ a \ trademark \ of \ Arm \ Limited.$ 

Neon  $^{\text{\tiny TM}}$ : Neon is a trademark of Arm Limited.

eMMC™: eMMC is a trademark of MultiMediaCard Association.

OctaFlash, OctaRAM and MXSMIO are trademarks or registered trademark of Macronix International Co., Ltd..

Note that in each section of the Manual, trademark notation of ® and TM may be omitted. All other trademarks and registered trademarks are the property of their respective owners.

## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### 1. Overview

#### 1.1 Introduction

This LSI is a single-chip microprocessor that includes a single Arm® Cortex®-A55 core, which operates at speeds of up to 1.1GHz and two Cortex®-M33 250MHz cores. One Cortex®-M33 has FPU function. This LSI includes a 32-Kbyte L1 instruction cache, a 32-Kbyte L1 data cache, and a 256-Kbyte L3 cache. The following are the features of this LSI.

#### • RZ/G3S

- 1.1 GHz Arm® Cortex®-A55 MPCore
- Two 250 MHz Arm<sup>®</sup> Cortex<sup>®</sup>-M33 cores (One Cortex<sup>®</sup>-M33 has FPU function)
- Memory controller for DDR4-1600 / LPDDR4-1600 with 16 bits
- Octa-Flash/Octa-RAM interface
- USB2.0 host / function interface
- Gigabit Ethernet interface
- SD/MMC host interface
- CAN interface
- Sound interface
- On The Fly Decryption / Encryption
- Tamper Detection
- PCI Express Gen 2.0 interface (option)

#### NOTE

Arm and Cortex are registered trademark of Arm Limited. All other brands or product names are the property of their respective holders.

#### 1.2 **List of Specifications**

#### 1.2.1 **CPU Core**

Item	Description
System CPU Cortex-A55	Arm Cortex-A55 Single Core 1.1 GHz
	<ul> <li>L1 I-cache: 32 Kbytes (Parity) / D-cache: 32 Kbytes (ECC)</li> </ul>
	L2 cache: Not included
	• L3 cache: 256 Kbytes (ECC)
	<ul> <li>NEON™ / FPU supported</li> </ul>
	Cryptographic Extension supported
	Arm® v8.2-A architecture
System CPU Cortex-M33	<ul> <li>Arm Cortex-M33 Processor 250 MHz x 2 cores</li> </ul>
	Security Extension supported
	<ul> <li>Floating Extension supported*1</li> </ul>
	Arm® v8-M architecture
Boot	<ul> <li>Bootable CPU: Cortex-A55, Cortex-M33*4</li> </ul>
	Boot device:
	Boot Mode 0: Booting from eSD
	Boot Mode 1: Booting from eMMC
	Boot Mode 2: Booting from a serial flash memory (Single / Quad /Octal)*3
	Boot Mode 3: Booting from SCIF download
	<ul> <li>Boot device voltage: 1.8 V*2, 3.3 V</li> </ul>
Debug Interface	Arm <sup>®</sup> CoreSight™ architecture
Ü	JTAG / SWD interface supported
	<ul> <li>ETF 16 Kbytes for program flow trace (each cluster)</li> </ul>
	JTAG Disable supported
Note 1. One core supports F Note 2. 1.8 V is supported in	**

- Note 2. 1.8 V is supported in booting from eMMC and serial flash memory.
- Note 3. A serial flash memory (Octal) is supported when Boot device voltage is 1.8 V.
- Note 4. Cortex-M33 booting is supported from a serial flash memory and SCIF download.

## 1.2.2 CPU Peripheral

Item	Description
Clock Pulse Generator (CPG)	Generates the clocks from external clock (EXCLK 24 MHz).      Maximum Arm Cortex-A55 clock: 1.1 GHz     Maximum Arm Cortex-M33 clock: 250 MHz     Maximum DDR clock: 800 MHz (DDR4-1600 / LPDDR4-1600)     Maximum AXI-bus clock: 200 MHz     Maximum APB-bus clock: 100 MHz      SSC (Spread Spectrum Clock) supported
Direct Memory Access Controller (DMAC)	<ul> <li>2 modules, 16 channels per module</li> <li>Transfer request: On-chip peripheral request / auto request (software trigger)</li> <li>A specific DMA transfer interval can be specified to adjust the bus occupancy.</li> <li>LINK mode (DMA transfer under descriptor control) supported</li> <li>Transfer information can be automatically reloaded</li> </ul>
Interrupt Controller	<ul> <li>Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55</li> <li>Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33</li> <li>External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0)</li> <li>On-chip peripheral Interrupts: Priority level set for each module</li> </ul>
Message Handling Unit (MHU)	<ul> <li>Message handling function between Arm Cortex-A55 and Arm Cortex-M33</li> <li>Assert interrupt to inform message and response from/to Arm Cortex-A55, Cortex-M33</li> </ul>
General-purpose I/O (GPIO)	General-purpose I/O ports
Thermal Sensor Unit (TSU)	• 1 channel

## 1.2.3 Internal Memory

Item	Description
On-chip RAM	RAM of 1 Mbytes (ECC)

## 1.2.4 External Memory Interface

Item	Description
External Bus Controller for DDR4 / LPDDR4 SDRAM (DDR)	<ul> <li>Support DDR4-1600 / LPDDR4-1600</li> <li>Bus Width: 16-bit</li> <li>In line ECC supported (Support error detection interrupt)</li> <li>Memory Size: Up to 4 Gbytes (DDR4), 1 Gbytes (LPDDR4)</li> <li>Auto Refresh / Self Refresh supported</li> <li>On-The-Fly Decryption / Encryption supported</li> </ul>
eXpanded Serial Peripheral Interface (xSPI)	<ul> <li>1 channel</li> <li>Up to 2 serial flash memories can be connected</li> <li>Connectable with 2 Quad-SPI flash memories</li> <li>Connectable with 2 Octal-SPI flash memories</li> <li>Connectable with 2 Octal-RAMs</li> <li>External address space read mode (built-in read cache)</li> <li>SPI operation mode</li> <li>Maximum Clock Frequency: 66 MHz (Single-SPI / Quad-SPI, SDR, 1.8 V / 3.3 V), 133 MHz (Octal-SPI / OctaFlash / OctaRAM, DDR, 1.8 V)</li> <li>On-The-Fly Decryption / Encryption supported</li> </ul>
Octa Memory Controller	<ul> <li>Macronix Serial Multi I/O (MXSMIO®) Octa Peripheral Interface (OPI) for high-end consumer applications is supported.</li> <li>One each of an OctaFlash device and an OctaRAM device compliant with the OPI specifications are connectable.</li> <li>A chip select signal is assigned to each memory device (OM_CS0#: OctaFlash; OM_CS1#: OctaRAM).</li> <li>Supported device interfaces         <ul> <li>SPI: Serial peripheral interface (OctaFlash, SPI mode)</li> <li>SOPI: Single Octa I/O (8 bits) (OctaFlash and OctaRAM, double data rate)</li> <li>On-The-Fly Decryption / Encryption supported</li> </ul> </li> </ul>
SD Card Host Interface / Multimedia Card Interface (SD/MMC)	<ul> <li>3 channels</li> <li>Channel 0 supports SDHI / e-MMC (boot supported)</li> <li>Channel 1 and 2 support SDHI     (Channel 1: Dedicated pin, Channel 2: Multiplexed pin, 3.3 V only)</li> <li>SD memory I/O card interface (1-bit/4-bit SD bus)</li> <li>SD, SDHC and SDXC SD memory card access supported</li> <li>Compliant with SD 3.0</li> <li>Default, high-speed, UHS-I/SDR50, SDR104 transfer modes supported</li> <li>Error check function: CRC7 (Command/response), CRC16 (Data)</li> <li>Card detection function, write protect supported</li> <li>MMC interface (1-bit/4-bit/8-bit MMC bus)</li> <li>e-MMC device access supported</li> <li>Compliant with eMMC 4.51</li> <li>High-speed, HS200 transfer modes supported (SD clock (SD_CLK) frequency: Up to 125 MHz)</li> </ul>

#### 1.2.5 Sound Interface

Item	Description
Serial Sound Interface (SSI)	4 channels bidirectional serial transfer
	2 external clock sources available
	Full Duplex communication
	<ul> <li>Support of I2S / Monaural / TDM audio formats</li> </ul>
	Support of master and slave functions
	Generation of programmable word clock and bit clock
	Multi-channel formats
	<ul> <li>Support of 8, 16, 18, 20, 22, 24, and 32-bit data formats</li> </ul>
	<ul> <li>Support of 32-stage FIFO for transmission and reception</li> </ul>
	<ul> <li>Support of LR-clock continue function in which the LR-clock signal is not stopped</li> </ul>
Pulse Density Modulated (PDM)	• 3 channels
Interface	<ul> <li>Capable of filtering 1-bit digital input data PDM_DATn (n = 0,,2) and converting them into 20-bit or 16-bit digital data.</li> </ul>
	<ul> <li>Support of stereo microphone (L/R sampling by rising/falling clock edge).</li> </ul>
	Support of sound activity detector.
	<ul> <li>Support of programmable filters: 4th order sinc filter, high-pass filter (for suppression of DC bias), correction filter (for sinc passband distortion), half-band decimation filter (for aliasing distortion).</li> </ul>
	<ul> <li>Internal buffer: Capable of storing voice data during low power mode</li> </ul>
SPDIF	Supports the IEC 60958 standard (stereo and consumer use modes only).
	<ul> <li>Supports sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz.</li> </ul>
	<ul> <li>Supports audio word sizes of 16 to 24 bits per sample.</li> </ul>
	Biphase mark encoding.
	Double buffered data.
	Parity encoded serial data.
	Simultaneous transmit and receive
	<ul> <li>Receiver autodetects IEC 61937 compressed mode data</li> </ul>
Sampling Rate Converter	• 1 channel
(SRC)	Data format: 16-bit (stereo / monaural)
	Sampling Rate
	Input: Selectable from 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz
	Output: Selectable from 8 kHz*, 16 kHz*, 32 kHz, 44.1 kHz, 48 kHz (*: can select in 44.1 kHz input mode)
	SNR: More than or equal to 80 dB

## 1.2.6 Storage and Network

Item	Description
USB2.0 Host / Function (USB)	• 2 channels (ch0: Host-Function ch1: Host only)
	Compliance with USB2.0
	Supports On-The-Go (OTG) Function
	Supports Battery Charging Function
	Internal dedicated DMA
Gigabit Ethernet Interface	• 2 channels
(GbE)	<ul> <li>Supports transfer at 1000 Mbps and 100 Mbps, 10 Mbps</li> </ul>
	Supports filtering of Ethernet frames
	<ul> <li>Supports interface conforming to IEEE802.3 PHY RGMII (Reduced Gigabit Media Independent Interface)</li> </ul>
	• Supports interface conforming to IEEE802.3 PHY MII (Media Independent Interface)
Controller Area Network Interface	• 2 channels
(CAN)	<ul> <li>CAN-FD ISO 11898-1 (CD2015) compliant</li> </ul>
	<ul> <li>Up to 1 Mbps for arbitration phase and up to 8 Mbps for data phase</li> </ul>
	Message buffer
	<ul> <li>Up to 64 x 2-channel receive message buffer: Shared among all channels</li> </ul>
	<ul> <li>16 transmit message buffers per channel</li> </ul>
PCI Express Gen2	PCI Express Base Specification 4.0 compliant
(option)	<ul><li>PCI Express Gen1(2.5[GT/s])/Gen2(5.0[GT/s])</li></ul>
	Root Complex, Type1 Configuration Register
	• Lane implementation ×1
	Support Polarity inversion
	<ul> <li>Maximum data payload of 256 bytes, Maximum read request size 512 bytes</li> </ul>
	<ul> <li>Not support for Virtual channels (support VC0 only)</li> </ul>
	Number of outstanding 1-8
	<ul> <li>Dynamic control of speed/width up/down configuration</li> </ul>
	<ul> <li>Not support for Clock Power Management (not support P1.CPM, P2.CPM)</li> </ul>
	<ul> <li>Power Management (ASPM L1-Substate Support (Support Power Down Sequence only))</li> </ul>
	Error handling/logging (AER Support)
	Replay FIFO with ECC
	Internal Memory without Parity
	Number of Support Functions 1

#### 1.2.7 Timer

Item	Description
Multi-function Timer Pulse Unit 3	9 channels (16 bits × 8 channels, 32 bits × 1 channel)
(MTU3a)	Module clock frequency: 100 MHz
	<ul> <li>Maximum 28 lines of pulse inputs/outputs and 3 lines of pulse inputs</li> </ul>
	• 14 types of count clocks selectable
	Input capture function
	39 outputs compare and input capture registers
	<ul> <li>Counter clear operation (Simultaneous counter clearing by Compare match or Input capture is available)</li> </ul>
	Simultaneous writing to multiple timer counters (TCNT)
	<ul> <li>Synchronous input/output of each register due to synchronous operation of the counter</li> </ul>
	Buffered operation
	Cascade-connected operation
	• 43 types of interrupt sources
	Automatic transfer of register data
	Pulse output modes
	Toggle, PWM, complementary PWM, and reset-synchronized PWM modes
	Synchronization of multiple counters
	Phase counting mode
	- 16-bit mode (channel 1 and 2)
	- 32-bit mode (channel 1 and 2)
	Counter function of dead time compensation
	Digital filter functions for the input capture and external count clock pin
Port Output Enable 3	Control of the high-impedance state of the MTU3a waveform output pins
(POE3)	Activation with four input pins
,	Activation on detection of short-circuited outputs (detection of simultaneous PWM output to the
	active level)
	Activation by register write
	Additional programming of output control target pins is possible.
General PWM Timer	• 32 bits × 8 channels
(GPT)	<ul> <li>Counting up or down (sawtooth wave), counting up and down (triangular wave) selectable for all channels</li> </ul>
	Independent selectable for each channel
	2 input/output pins per channel
	• 2 output compare / input capture registers per channel
	<ul> <li>For the 2 output compare / input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use</li> </ul>
	<ul> <li>In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms</li> </ul>
	<ul> <li>Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow)</li> </ul>
	Generation of dead times in PWM operation
	<ul> <li>Synchronous start / stop / clear of counters on arbitrary channels</li> </ul>
	• Starting, stopping, and clearing up/down counters in response to a maximum of eight events
	• Starting, stopping, and clearing up/down counters in response to input level comparison
	<ul> <li>Starting, stopping, and clearing up/down counters in response to a maximum of four external triggers</li> </ul>
	<ul> <li>Output pin invalidation functions due to dead time error or detection of short circuit between output pins</li> </ul>
	Digital filter functions for the input capture and external trigger pins
Port Output Enable for GPT	Output prohibition control of the GPT waveform output pin
(POEG)	Activation with up to four input pins
	Activation by dead time error detection or output short detection
	Activation by register write



Item	Description
Watchdog Timer (WDT)	<ul><li> 3 channels</li><li> A counter overflow can reset the LSI</li></ul>
	CPU parity error can reset the LSI
General Timer (GTM)	<ul> <li>32 bits x 8 channels</li> <li>Two operating modes         <ul> <li>Interval timer mode</li> </ul> </li> </ul> <li>Free-running comparison mode</li>
RTC	<ul> <li>Clock sources: 32 kHz clock (RTXIN)</li> <li>Count mode: Calendar count mode / binary count mode</li> <li>Interrupt sources: Alarm interrupt, periodic interrupt and carry interrupt</li> <li>Time capture function</li> </ul>

## 1.2.8 Peripheral Module

Item	Description
I2C Bus Interface (I2C)	<ul> <li>4 channels (ch0,1 = Dedicated pin, ch2,3 = Multiplexed pin)</li> <li>Master mode and slave mode supported</li> <li>Support for 7-bit and 10-bit slave address formats</li> <li>Support for multi-master operation</li> <li>Timeout detection</li> </ul>
I3C Bus Interface (I3C)	<ul> <li>1 channel</li> <li>Master (Main Master/Secondary Master) mode and Slave mode selectable</li> <li>SDR (I3C Single Data Rate) Mode  — Private Message  — Broadcast Message (Common Command Code)  — Direct Message (Common Command Code)</li> <li>Legacy I2C Message  — Fast-mode (Fm): Up to 400 kbit/s  — Fast-mode Plus (Fm+): Up to 1 Mbit/s</li> <li>Slave Interrupt Request</li> <li>Master Ship Request (Secondary Master only)</li> <li>Support for 7-bit slave address formats</li> <li>Synchronous Timing Control  — Sync Mode: Synchronous Basic Mode</li> <li>Asynchronous Timing Control  — Async Mode 0: Asynchronous Basic Mode  — Async Mode 1: Asynchronous Advanced Mode</li> </ul>
Serial Communication Interface with FIFO (SCIFA)	<ul> <li>Error Detection</li> <li>6 channels</li> <li>Clock synchronous mode or asynchronous mode selectable</li> <li>Simultaneous transmission and reception (full-duplex communication) supported</li> <li>Dedicated baud rate generator</li> <li>Separate 16-byte FIFO registers for transmission and reception</li> <li>Modem control function (channel 0, 1 and 2 in asynchronous mode)</li> </ul>
Serial Communication Interface (SCIg)	<ul> <li>2 channels</li> <li>Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable</li> <li>Simultaneous transmission and reception (full-duplex communication) supported</li> <li>Dedicated baud rate generator</li> <li>LSB first / MSB first selectable</li> <li>Modem control function</li> <li>Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0)</li> </ul>
Renesas Serial Peripheral Interface (RSPI)	<ul> <li>5 channels</li> <li>SPI operation</li> <li>Master mode and slave mode supported</li> <li>Programmable bit length, clock polarity, clock phase can be selected</li> <li>Consecutive transfers</li> <li>LSB first / MSB first selectable</li> </ul>

## 1.2.9 Security

Item	Description
Renesas Security IP (RSIP-E01B)	Security algorism
[option]	<ul> <li>Common key encryption: AES (compliant with NIST FIPS PUB 197)</li> </ul>
	<ul> <li>Non-common key encryption: RSA, ECC</li> </ul>
	Other features
	<ul> <li>TRNG (true-random number generator)</li> </ul>
	<ul> <li>Hash value generation: SHA-1, SHA-224, SHA-256</li> </ul>
	<ul> <li>Support of Unique ID</li> </ul>
One Time Programmable memory	A nonvolatile memory that can be written only once
(OTP)	Security setting, authentication setting are possible
	Support one time read function (128 bytes)
Battery Backup Function	Realtime clock
	Backup register
	Tamper detection

## 1.2.10 Analog

Item	Description
A/D Converter	8 channels
(ADC)	Resolution: 12-bit
	<ul><li>Input Range: 0 V to 1.8 V</li></ul>
	• Conversion Time: 1.0 μs
	Operation Mode: Select mode / scan mode
	<ul> <li>Conversion Mode: Single mode / repeat mode</li> </ul>
	<ul> <li>Condition for A/D conversion start</li> </ul>
	<ul> <li>Software trigger</li> </ul>
	<ul> <li>Asynchronous trigger: External trigger supported</li> </ul>
	<ul> <li>Synchronous trigger: MTU and PWM timer</li> </ul>

## 1.2.11 Others

Item	Description
Boundary Scan	<ul> <li>Boundary scan based on IEEE 1149.1 via JTAG interface is supported.</li> </ul>
	Note that some module pins are not available on this boundary scan.

#### 1.2.12 Power Supply Voltage

Item	Description
Power supply voltage	• VBATT_VDD: 1.65 to 1.95 V
	<ul> <li>VDD, PLL16_AVDD, PLL23_AVDD, PLL4_AVDD: 0.905 to 0.99 V</li> </ul>
	● PVDD33: 3.0 to 3.6 V
	<ul> <li>PVDD18, ADC_AVDD18, OTP_AVDD18: 1.65 to 1.95 V</li> </ul>
	● JTAG_PVDD: 1.65 to 1.95 V
	• XSPI_PVDD: 1.65 to 1.95 V / 3.0 to 3.6 V
	• I3C_PVDD: 1.1 to 1.3 V / 1.65 to 1.95 V
	<ul> <li>VDD_ISO, PCIE_VDD09: 0.905 to 0.99 V</li> </ul>
	• SDn_PVDD (n = 0, 1): 1.65 to 1.95 V / 3.0 to 3.6 V
	<ul> <li>PVDD182533_n (n = 0, 1): 1.65 to 1.95 V / 2.3 to 2.7 V / 3.0 to 3.6 V</li> </ul>
	• USB_VDD33: 3.0 to 3.6 V
	<ul> <li>USB_AVDD18, USB_VDD18, PCIE_VDD18: 1.65 to 1.95 V</li> </ul>
	● DDR_VAA: 1.65 to 1.95 V
	• DDR_VDDQ: 1.06 to 1.17 V(LPDDR4) / 1.14 to 1.26 V (DDR4)

## 1.2.13 Temperature Range

Item	Description
Temperature range	• T <sub>a</sub> : -40°C to +85°C*1
	● T <sub>j</sub> : −40°C to +125°C

Note 1. If wider temp is required than this range, use case has to be investigated.

#### 1.2.14 Quality Level

Item	Description	
Quality level	● Industrial usage, etc.	

## 1.2.15 Package

Item	Description	
Package	PBGA, 13-mm square, 0.5mm pitch (w/o PCle)	
	<ul> <li>PBGA, 14-mm square, 0.5mm pitch (w/ PCle)</li> </ul>	

## 1.3 Product Lineup

Table 1.1 Product Lineup

Group	Package	Part Number	Number CPU Security		PCle
RZ/G3S	14 mm BGA	R9A08G045S37GBG	1x Cortex-A55, 2x Cortex-M33	Available	Available
		R9A08G045S17GBG 1x Cortex-A55, 1x Cortex-M33		_	
		R9A08G045S33GBG	1x Cortex-A55, 2x Cortex-M33	Not supported	
		R9A08G045S13GBG	1x Cortex-A55, 1x Cortex-M33	_	
	13 mm BGA	R9A08G045S35GBG	1x Cortex-A55, 2x Cortex-M33	Available	Not supported
		R9A08G045S15GBG	1x Cortex-A55, 1x Cortex-M33	_	
		R9A08G045S31GBG	1x Cortex-A55, 2x Cortex-M33	Not supported	_
		R9A08G045S11GBG	1x Cortex-A55, 1x Cortex-M33		

#### 1.4 Pin

This section describes the pins of this LSI.

#### 1.4.1 Pin Assignment

Refer to another excel file for the "pin function list" about pin assignment of this LSI.

#### 1.4.2 External Pins

Refer to another excel file for the "pin function list" about information of external pins of this LSI.

REVISION HISTORY	RZ/G3S Group Overview for User's Manual: Hardware
------------------	---

Rev.	Date	Description		
		Page	Summary	
1.0	Oct.20, 2023	_	First Edition issued	

RZ/G3S Group

Overview for User's Manual: Hardware

Publication Date: Rev.1.00 Oct. 20, 2023

Published by: Renesas Electronics Corporation

RZ/G3S Group

