# 100V Half-Bridge GaN Driver with Smart Integrated Bootstrap Switch 

## FEATURES

- Half-Bridge Gate Driver for GaN FETs
- $0.6 \Omega$ Pull-Up Resistance at Top Gate Driver
- $0.2 \Omega$ Pull-Down Resistance at Bottom Gate Driver
-4A Peak Source, 8A Peak Sink Current Capability
- Smart Integrated Bootstrap Switch

Split-Gate-Driver to Adjust Turn-On/Turn-Off Strength

- Default Low-State for All Driver Inputs and Outputs
- Maximum 15V Voltage Rating at INT and INB Inputs
- Independent INT, INB Inputs with TTL Logic Compatible


## - Fast Propagation Delay: 10ns (Typical)

## - Propagation Delay Matching: 1.5ns (Typical)

- Balanced Driver Supply Voltage: $\mathrm{V}_{\mathrm{BST}} \approx \mathrm{V}_{\mathrm{cc}}=\mathbf{3 . 8 5 V} \mathbf{- 5 . 5 V}$
- Undervoltage and Overvoltage Lockout Protections
- Small 12-Ball WLCSP Package


## APPLICATIONS

- High Frequency DC-DC Switching Power Converters
- Half-Bridge, Full-Bridge, Push-Pull Converters
- Data Center Power Supplies
- Motor Drivers, Class-D Audio Amplifiers
- Consumer, Industrial, and Automotive


## GENERAL DESCRIPTION

The LT8418 is a 100 V half-bridge GaN driver that integrates top and bottom driver stages, driver logic control, and protections. It can be configured into synchronous half-bridge, full-bridge topologies, or buck, boost, and buck-boost topologies. The LT8418 provides strong current sourcing/sinking capability with $0.6 \Omega$ pull-up and $0.2 \Omega$ pull-down resistance. It also integrates smart integrated bootstrap switch to generate a balanced bootstrap voltage from $V_{c c}$ with a minimum dropout voltage.

The LT8418 provides split gate drivers to adjust the turnon and turn-off slew rates of GaN FETs to suppress ringing and optimize EMI performance. All driver inputs and outputs have default low-state to prevent GaN FETs from false turn-on. The inputs of the LT8418, INT, and INB are independent and TTL logic compatible. Meanwhile, the LT8418 performs with a fast propagation delay of 10 ns and maintains an excellent delay matching of 1.5 ns between the top and bottom channels, making it suitable for high-frequency DC-DC converters, motor drivers, and class-D audio amplifiers. In addition, the LT8418 employs the WLCSP package to minimize parasitic inductance, enabling its wide use in highperformance and high-power density applications.

## TYPICAL APPLICATION



Figure 1. Highly Efficient GaN-Based Switching DC-DC Converter

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Typical Application .....  .1
Revision History ..... 2
Specifications ..... 3
Timing Diagrams ..... 5
Absolute Maximum Ratings .....  5
Thermal Resistance .....  6
Pin Configurations and Function Descriptions. ..... 7
Pin Descriptions ..... 7
Block diagram .....  8
Typical Performance Characteristics ..... 9
Theory of Operation ..... 12
REVISION HISTORY10/2023 - Rev. 0
1.1. Chip Start-up, $\mathrm{V}_{\mathrm{cc}}$ UVLO/OVLO Protections ..... 12
1.2. Input Interface INT, INB ..... 12
1.3. Smart Bootstrap (BST) Switch and BST UVLO ..... 12
1.4. Split Gate Driver ..... 12
Applications Information ..... 13
1.1. Selecting the $\mathrm{V}_{\mathrm{cc}}$ and BST Capacitor ..... 13
1.2. Selecting the Gate Resistance ..... 13
1.3. Power Dissipation ..... 13
1.4. PCB Bypass and Grounding Guideline ..... 14
1.5. Soldering Guideline ..... 14
Outline Dimensions ..... 15
Typical Applications ..... 16
Ordering Guide ..... 18
Related Parts ..... 18

## SPECIFICATIONS

Table 1. Electrical Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{1}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BST}}=5 \mathrm{~V}, \mathrm{~V}_{G N D}=\mathrm{V}_{\mathrm{SW}}=0 \mathrm{~V}\right.$; TGP and $T G N$ are connected; BGP and $B G N$ are connected)

| PARAMETER | SYMBOL | CONDITIONS/COMMENTS | MIN | TYP |
| :--- | :---: | :--- | :--- | :---: |
| MAX |  |  |  |  | UNITS

Undervoltage, Overvoltage Protections

| V cc UVLO Threshold | Vuvlo_vcc | Falling | 3.14 | 3.35 | 3.67 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ UVLO Hysteresis | VuvLo_HYst_vcc |  |  | 0.2 |  | V |
| $V_{\text {cc }}$ OVLO Threshold | Vovlo_vcc | Rising | 5.58 | 6.0 | 6.53 | V |
| $V_{\text {cc }}$ OVLO Hysteresis | VovLo_HYST_VCC |  |  | 0.2 |  | V |
| BST UVLO Threshold | V UVLO_BST | Falling | 2.9 | 3.1 | 3.35 | V |
| BST UVLO Hysteresis | VUVLO_HYST_BST |  |  | 0.25 |  | V |

Input Pins

| INT, INB Input Turn- <br> On Threshold | $V_{\text {ON_INT }}$ <br> $V_{\text {ON_INB }}$ | Rising | 1.4 | 1.9 | 2.4 |
| :--- | :---: | :--- | :--- | :---: | :---: |
| INT, INB Input | V HYST_INT |  |  | V |  |
| Hysteresis | $\mathrm{V}_{\text {HYST_INB }}$ |  | 0.4 |  | V |
| INT, INB Input <br> Resistance to Ground | $\mathrm{R}_{\text {INB }}$ |  | 200 | $\mathrm{k} \Omega$ |  |

Bootstrap Switch

| BST Switch Forward Drop at Low Refresh Current | $\mathrm{V}_{\text {F_BST }}$ | $\mathrm{l}_{\mathrm{vCC}-\mathrm{BST}}=100 \mu \mathrm{~A}$ | 1 | 10 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BST Switch Forward Drop at High Refresh Current | $\mathrm{V}_{\text {F_BST }}$ | $\mathrm{l}_{\mathrm{vCC}-\mathrm{BST}}=100 \mathrm{~mA}$ | 0.6 | 1 | V |
| BST Switch Dynamic On-Resistance | $\mathrm{R}_{\text {BST }}$ | $\mathrm{l}_{\mathrm{vcC-BSt}}=100 \mathrm{~mA}$ | 6 |  | $\Omega$ |

## Gate Drivers

| TG Driver Ron |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: |
| Gate Pull-Up | $\mathrm{R}_{\text {TG_UP }}$ | $\mathrm{V}_{\text {(BST-SW) }}=5 \mathrm{~V}$ | 0.6 | $\Omega$ |
| Gate Pull-Down | $\mathrm{R}_{\text {TG_DW }}$ |  | 0.2 | $\Omega$ |
| BG Driver Ron |  |  |  |  |
| Gate Pull-Up | $\mathrm{R}_{\text {BG_UP }}$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ | 0.6 | $\Omega$ |
| Gate Pull-Down | $\mathrm{R}_{\text {BG_DW }}$ |  | 0.2 | $\Omega$ |

$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{1}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BST}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=\mathrm{V}_{\mathrm{SW}}=0 \mathrm{~V} ; \mathrm{TGP}\right.$ and TGN are connected; BGP and BGN are connected)

| PARAMETER | SYMBOL | CONDITIONS/COMMENTS | MIN | TYP |
| :--- | :---: | :--- | :---: | :---: |
| TG Rise Time | $\mathrm{t}_{\mathrm{TGR}}$ | $\mathrm{CL}=1 \mathrm{nF}, 10 \%$ to $90 \%$ | 2.5 | UNITS |
| TG Fall Time | $\mathrm{t}_{\mathrm{TGF}}$ | $\mathrm{CL}=1 \mathrm{nF}, 90 \%$ to $10 \%$ | 2.5 | ns |
| BG Rise Time | $\mathrm{t}_{\mathrm{BGR}}$ | $\mathrm{CL}=1 \mathrm{nF}, 10 \%$ to $90 \%$ | 2.5 | ns |
| BG Fall Time | $\mathrm{t}_{\mathrm{BGF}}$ | $\mathrm{CL}=1 \mathrm{nF}, 90 \%$ to $10 \%$ | ns |  |

Propagation Delay, Delay Matching, and Minimum Input Pulse ${ }^{\underline{2}}$

| TG Turn-On Propagation Delay | $\mathrm{t}_{\text {RPD_TG }}$ | INT Rising to TG Rising (TGP = TGN = TG) | 10 | 16 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TG Turn-Off Propagation Delay | $\mathrm{t}_{\text {fPD_TG }}$ | INT Falling to TG Falling | 10 | 15 | ns |
| BG Turn-On <br> Propagation Delay | $\mathrm{t}_{\text {RPD_BG }}$ | INB Rising to BG Rising (BGP = BGN = BG) | 10 | 16 | ns |
| BG Turn-Off <br> Propagation Delay | $\mathrm{t}_{\text {FPD_BG }}$ | INB Falling to BG Falling | 10 | 15 | ns |
| TG Turn-Off and BG Turn-On Delay Mismatch | $\mathrm{t}_{\text {dmF }}$ |  | 0.5 | 5 | ns |
| BG Turn-Off and TG Turn-On Delay Mismatch | $\mathrm{t}_{\text {DMR }}$ |  | 0.5 | 6.5 | ns |
| TG, BG Minimum Input Pulse Width | $\mathrm{t}_{\text {TGW }}, \mathrm{t}_{\text {BGW }}$ |  | 11 |  | ns |

${ }^{1}$ The LT8418 is tested under pulsed load conditions such that $T_{J} \approx T_{A}$. The LT8418A is guaranteed to meet specifications from $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than $125^{\circ} \mathrm{C}$. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance, and other environmental factors. The junction temperature $\left(T_{J}\right.$, in $\left.{ }^{\circ} \mathrm{C}\right)$ is calculated from the ambient temperature ( $T_{A}$, in ${ }^{\circ} \mathrm{C}$ ) and power dissipation ( $P_{D}$, in Watts) according to the formula: $T_{J}=T_{A}+\left(P_{D} \times J_{A}\right)$, where $\theta_{J A}\left(\right.$ in $\left.{ }^{\circ} C / W\right)$ is the package thermal impedance.
${ }^{2}$ The definition of propagation delay for the top or bottom side gate driver and delay matching is illustrated in the following timing diagram.

## Timing Diagrams



Figure 2. Timing Definitions of Propagation Delay and Delay Matching

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}{ }^{\underline{1}}$, unless otherwise specified.
Table 2. Absolute Maximum Ratings

| PARAMETER | RATING |
| :--- | :--- |
| INB, INT | -0.3 V to 15 V |
| $\mathrm{~V}_{\mathrm{CC}}$, (BST - SW) | -0.3 V to 6 V |
| BGP, BGN | -0.3 V to $\mathrm{V}_{\mathrm{cC}}+0.3 \mathrm{~V}$ |
| TGP, TGN | $\mathrm{SW}-0.3 \mathrm{~V}$ to $\mathrm{BST}+0.3 \mathrm{~V}$ |
| BST | -0.3 V to 106 V |
| BST (at 100ms Transient) | -0.3 V to 116 V |
| SW | -5 V to 100 V |
| SW (at 100ms Transient) | -5 V to 110 V |
| Operating Junction Temperature Range $2,3 \mathrm{LT} 8418 \mathrm{~A}$ | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

${ }^{1}$ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to any absolute maximum rating condition for extended periods may affect device reliability and lifetime.

2 The LT8418 is tested under pulsed load conditions such that $T_{J} \approx T_{A}$. The LT8418A is guaranteed to meet specifications from $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than $125^{\circ} \mathrm{C}$. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance, and other environmental factors. The junction temperature $\left(T_{J}\right.$, in ${ }^{\circ} \mathrm{C}$ ) is calculated from the ambient temperature ( $\mathrm{T}_{\mathrm{A}}$, in ${ }^{\circ} \mathrm{C}$ ) and power dissipation ( $P_{D}$, in Watts) according to the formula: $T_{J}=T_{A}+\left(P_{D} \cdot J_{A}\right)$, where $\theta_{J A}\left(\right.$ in $\left.{ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ is the package thermal impedance.

3 The LT8418 includes overtemperature protection intended to protect the device during momentary overload conditions. The maximum rated junction temperature is exceeded when this protection is active. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

## Thermal Resistance

Thermal performance is directly linked to PCB design and operating environment. Close attention to PCB thermal design is required.

Table 3. 12-Ball WLCSP Package Thermal Resistance

| Thermal Resistance |  |
| :--- | :--- |
| Junction-to-Ambient $\Theta_{\mathrm{JA}}$ | $73^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case $\Theta_{\mathrm{JC}(\text { TOP })}$ | $0.6^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Board $\Theta_{\mathrm{JB} \text { (BOттом) }}$ | $12^{\circ} \mathrm{C} / \mathrm{W}$ |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



## 12-Ball WLCSP Package

Package Size: $1.67 \mathrm{~mm} \times 1.67 \mathrm{~mm}$, Ball Diameter: 0.26 mm , Ball Pitch Size: 0.4 mm
Figure 3. Pin Diagram

## Pin Descriptions

Table 4. Pin Descriptions

| PIN | NAME | DESCRIPTION |
| :--- | :--- | :--- |
| A1 | BGN | Pull-down branch in bottom side split gate driver output. Adding a resistor from BGN to GaN <br> FET's gate can program the turn-off strength of the bottom side GaN FET. |
| A2 | GND | Ground. Connect this pin to the source of the bottom side GaN FET with low inductance and <br> resistance. |
| A3, C41 | VCC | Power supply for the internal control circuitry and gate drivers. Locally bypassing this pin to <br> ground with a minimum 4.7 $\mu$ F ceramic capacitor. |
| A4 | INB | PWM input to control bottom-side gate driver. INB is TTL input logic compatible, with a default <br> 200 kת pull-down resistance internally. Leave it open or tie it to ground when it is not used. |
| B1 | BGP | Pull-up branch in bottom side split gate driver output. Adding a resistor from BGP to GaN FET's <br> gate can program the turn-on strength of the bottom side GaN FET. |
| B4 | INT | PWM input to control top-side gate driver. INT is TTL input logic compatible, with a default 200 <br> kת pull-down resistance internally. Leave it open or tie it to ground when it is not used. The <br> minimum input pulse width for INT is 11ns. |
| C1, D4 |  |  |

[^0]
## BLOCK DIAGRAM



Figure 4. Block Diagram

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Peak Source Current vs. Driver Ouput Voltage


Figure 7. Vcc Operating Current vs. Switching Frequency


Figure 9. Vcc Quiescent Current vs. Temperature


Figure 6. Peak Sink Current vs. Driver Ouput Voltage


Figure 8. BST Operating Current vs. Switching Frequency


Figure 10. BST Quiescent Current vs. Temperature


Figure 11. Vcc UVLO Threshold vs. Temperature


Figure 13. BST UVLO Threshold vs. Temperature


Figure 15. INT Threshold vs. Temperature


Figure 12. Vcc OVLO Threshold vs. Temperature


Figure 14. INB Threshold vs. Temperature


Figure 16. Input Threshold Hysteresis vs. Temperature


Figure 17. Bootstrap Switch Voltage vs. Temperature


Figure 19. INB Propagation Delay vs. Temperature


Figure 21. BG On-Resistance vs. Temperature


Figure 18. Bootstrap Switch Voltage vs. Temperature


Figure 20. INT Propagation Delay vs. Temperature


Figure 22. TG On-Resistance vs. Temperature

## THEORY OF OPERATION

The LT8418 is a 100 V half-bridge GaN driver that integrates top, bottom gate drivers, $\mathrm{V}_{\mathrm{Cc}}, \mathrm{BST}, \mathrm{UV}$, and OV protection control logic. It can be used in half bridges and full bridges. It is very flexible to support multiple topologies including buck, boost, buck-boost, and a variety of applications, including data center power, class-D audio amplifier, and motor drivers. In addition, the LT8418 employs a small-footprint WLCSP package, which can be used in different applications requiring high-power density, high-frequency operation, small form factor, and low cost.

### 1.1. Chip Start-up, Vcc UVLO/OVLO Protections

The LT8418 has an undervoltage lockout (UVLO) in the $\mathrm{V}_{c c}$ drive power rail. When the $\mathrm{V}_{c c}$ voltage is falling below the threshold voltage of 3.35 V , both the TG and BG pins are turned off to prevent the GaN FETs from being falsely turned on. When the $\mathrm{V}_{\mathrm{CC}}$ voltage rises above its UVLO threshold of 3.55 V (with 200 mV hysteresis voltage), the LT8418 is activated after a $100 \mu$ s wakeup time. After that, the LT8418 senses INT and INB signals, and controls TG and BG outputs. Due to the charging time of the BST rail, TG is prohibited from turning on until the BST UV threshold of 3.35 V is reached. On the other hand, to protect the GaN FETs from overdrive voltage and gate damage, $\mathrm{V}_{\mathrm{cc}}$ OVLO (overvoltage lockout) feature is integrated into the LT 8418 . When the $\mathrm{V}_{c c}$ voltage rises above $6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}} \mathrm{OV}$ is triggered, which turns off both TG and BG; until the $\mathrm{V}_{\mathrm{cc}}$ voltage falls below $5.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}} \mathrm{OV}$ is recovered and $\mathrm{TG} / \mathrm{BG}$ starts to switch again following INT and INB control signals.

### 1.2. Input Interface INT, INB

The input pins of the LT8418 are independently controlled with TTL input thresholds and can withstand voltages up to 15 V . This allows the inputs to be directly connected to the outputs of an analog PWM controller with up to 15 V power supply, eliminating the need for a buffer stage. The LT8418 input pins, INT and INB, are independent and TTL logic compatible. The LT8418 provides a fast propagation delay of 10 ns and maintains an excellent delay matching of 2.5 ns between the top and bottom channels, making it suitable for high-frequency switching operations. Both driver input pins, INT and INB, have a default pull-down resistor of $200 \mathrm{k} \Omega$ to prevent GaN FETs from false turn-on. LT8418 does not implement an overlap protection. If both INT and INB are asserted, both the high-side and low-side GaN FETs are turned on. Careful consideration must be applied to the input interface to avoid a possible shootthrough condition.

### 1.3. Smart Bootstrap (BST) Switch and BST UVLO

During the dead time interval between TG turn-off to BG turn-on, or between BG turn-off to TG turn-on, the GaN power switch demonstrates a high reverse conduction voltage of $2 \mathrm{~V} \sim 3 \mathrm{~V}$ from source to drain (even higher at high conduction current), which can bring SW node down to $-2 \mathrm{~V} \sim-3 \mathrm{~V}$ and leads to the overcharge of BST rail and permanent gate damage of GaN power switch. In the LT8418, the smart BST switch consists of power switches that can be fully controllable for BST charging or blocking. When the bottom switch is turned on and the switching node voltage is close to ground level, the BST switch is turned on to start charging the BST capacitor. In this way, the LT8418 is able to generate a well-balanced bootstrap voltage from $\mathrm{V}_{c c}$ with a minimum dropout voltage, which prevents GaN FETs from overcharge and gate damage, as well as achieves matched propagation delay between the top and bottom drivers and maintains balanced gate drive strength. The LT8418 provides a bootstrap UVLO protection to prevent GaN FETs from turn-on at an insufficient gate drive voltage. When the BST-SW rail falls below 3.1 V , TG stops to turn on until the BST capacitor is replenished and the BST rail rises above 3.35 V ( 250 mV hysteresis), and TG starts to switch again.

### 1.4. Split Gate Driver

The LT8418 also provides split gate drivers for both top and bottom power switches. Thus, turn-on and turn-off slew rates of the top and bottom gate drivers are adjustable independently by connecting different values of gate resistors at TGP, TGN, BGP, and BGN pins. Besides, the LT8418 integrates strong gate drivers with $0.6 \Omega$ pull-up resistance, $0.2 \Omega$
pull-down resistance, a strong 4A current sourcing, and 8A current sinking capability, which is suited to use to drive a variety of $G a N$ FETs with different $Q_{G}$ or $R_{D S(O N)}$ values. All driver outputs, TGP and TGN, have default $500 \mathrm{k} \Omega$ pulldown resistance to SW node; BGP and BGN have default $500 \mathrm{k} \Omega$ pull-down resistance to ground to prevent top and bottom GaN FETs from false turn-on.

## APPLICATIONS INFORMATION

The front page shows a typical LT8418 application circuit. This section serves as a guideline for selecting external components for typical applications.

### 1.1. Selecting the $V_{c c}$ and BST Capacitor

The LT8418 can support a wide range of switching frequencies. Thus, the $\mathrm{V}_{c c}$ and BST capacitors must be selected properly based on the system switching frequency, $\mathrm{Q}_{\mathrm{G}}$, of GaN FETs.

The bypass capacitor $\mathrm{C}_{\mathrm{vcc}}$ provides the gate charge for the top-side and bottom-side GaN FETs. The charge to turn on the external GaN FET is referred as gate charge, $\mathrm{Q}_{\mathrm{G}}$, and is typically specified in the external GaN FET data sheet. Gate charge depends on the gate drive level and external GaN FET, ranging from 1 nC to tens of nC . The required bypass capacitance can be approximated as:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{VCC}}>\frac{\mathrm{Q}_{\mathrm{GT}}+\mathrm{Q}_{\mathrm{GB}}}{\Delta \mathrm{~V}} \tag{1}
\end{equation*}
$$

where:
$\mathrm{Q}_{\mathrm{GT}}$ and $\mathrm{Q}_{\mathrm{GB}}$ are the gate charge of the top-side and bottom-side GaN FETs, respectively.
$\Delta \mathrm{V}$ is the maximum allowable voltage drop across $\mathrm{C}_{\mathrm{vcc}}$.
An external boost capacitor, $C_{B S T}$, connected between BST and SW, supplies the gate driver voltage for its respective GaN FET driver. To turn on the external GaN FET, the driver places the CBST voltage across the gate and source of the GaN FET. The $\mathrm{C}_{\text {BST }}$ capacitance must have at least ten times the gate capacitance to fully turn on the external GaN FET. For most applications, a capacitor value of $0.1 u F$ for $C_{B S T}$ is sufficient. However, if multiple GaN FETs are paralleled and driven by the LT8418, the $C_{\text {BST }}$ capacitance must be increased correspondingly and should be maintained in the following relationship:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{BST}}>\frac{10 \mathrm{Q}_{\mathrm{GT}, \mathrm{TOTAL}}}{1 \mathrm{~V}} \tag{2}
\end{equation*}
$$

A BST switch is integrated into the LT8418 to keep charging the $C_{B S T}$, eliminating the requirement of the external $\mathrm{V}_{C C}-$ to-BST Schottky diode. An additional diode from $V_{C C}$ to BST may cause the overcharge of the BST rail and gate damage of high side GaN FET. When the BG/TG is low, the total current from $V_{c c}$ is typically $250 \mu \mathrm{~A}$; when the BG/TG is switching at 400 kHz with a 1 nF capacitance load at driver outputs, the total current from $\mathrm{V}_{\mathrm{cc}}$ is typically 2.4 mA .

### 1.2. Selecting the Gate Resistance

The LT8418 provides split gate drivers for top and bottom GaN power switches. A typical gate resistor up to $5.6 \Omega$ can be added to TGP/TGN and BGP/BGN pins to adjust the turn-on/turn-off rate of two GaN FETs for electromagnetic interference (EMI) and efficiency optimization.

### 1.3. Power Dissipation

The major power dissipation on the LT8418 is the sum of the power loss on the gate driver and the BST switch. The gate driver loss is caused by charging and discharging the gate capacitance of the GaN FETs. Because the gate loss
occurs once per cycle, it is proportional to the switching frequency. Unlike a pure capacitive load, a power GaN FET's gate capacitance seen by the driver output varies with its $\mathrm{V}_{G S}$ voltage level ( $\mathrm{V}_{\mathrm{CC}}$ in this case) during switching. For simplicity, the gate power dissipation can be calculated using its gate charge $\mathrm{Q}_{\mathrm{G}}$. For identical GaN FETs on BG and TG, the gate loss is:

$$
\begin{equation*}
P_{\text {gate }}=2 Q_{G} \cdot V_{\mathrm{CC}} \cdot \mathrm{f}_{\mathrm{sw}} \tag{3}
\end{equation*}
$$

The reverse recovery loss and forward bias power loss on the traditional bootstrap diode are avoided by using the integrated BST switch. The BST switch loss is dominated by the conduction loss on its $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ while charging the capacitor. Larger GaN FET gate capacitance requires more current to charge the BST capacitor, resulting in more loss:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{BST}}=\mathrm{D} \cdot \mathrm{I}_{\mathrm{BST}}^{2} \cdot \mathrm{R}_{\mathrm{DS}(\mathrm{ON}), \mathrm{BST}} \tag{4}
\end{equation*}
$$

where:
$\mathrm{I}_{\mathrm{BST}}$ is the BST operating current charging the top-side gate capacitance.
$\mathrm{R}_{\mathrm{DS}(\mathrm{ON}), \mathrm{BST}}$ is the on-resistance of the BST switch.

### 1.4. PCB Bypass and Grounding Guideline

The LT8418 requires proper bypassing on the $\mathrm{V}_{\mathrm{cc}}$, BST-SW supplies due to its high-speed switching (nanoseconds) and large AC currents. Careless component placement and PCB routing may cause excessive ringing and undershoots/overshoots.

To obtain the optimum performance from the LT8418:

- Mount the capacitors as close as possible between the $V_{c c}$ and GND pins, and the BST and SW pins. The traces should be shortened as much as possible to reduce lead inductance.
- Use a low-inductance, low-impedance ground plane to reduce any ground drop and stray capacitance. Remember that the LT8418 can sink up to 8A peak currents and any significant ground drop degrades signal integrity.
- Plan the power/ground routing carefully. Know where the large load switching current is coming from and going. Maintain separate ground return paths for the input pin and output power stage.
- Kelvin connect the TG pin to the top GaN FET gate and SW pin to the top GaN FET source. Kelvin connect the BG pin to the bottom GaN FET gate and the driver ground to the bottom GaN FET source. Keep the copper trace between the driver output pin and load short and wide.


### 1.5. Soldering Guideline

Precondition the solder pad with flux for better solder flow. Because of the small solder balls, type 4 solder paste (20 microns to 38 microns grain size) or finer solder paste is recommended to apply on the pad. After placing the IC manually, a telescope should be used to ensure a good alignment. For better accuracy, it is recommended to use automated fine-pitch placement machines with vision alignment. Melt the solder paste using a hot plate instead of a heat gun to prevent the IC from being blown away. To verify good connections, vision inspection, and X-ray inspection are recommended. Failure to make good electrical or thermal contact between the balls and the copper board causes driver or system malfunction or higher thermal resistance.

## OUTLINE DIMENSIONS



Figure 23. Package Drawing

## TYPICAL APPLICATIONS



Figure 24. 48V Input, 24V and 10A Output, 500kHz to 1 MHz Buck Converter


Figure 25. Efficiency vs. Load Current (with Forced Air)


Figure 26. 48V Input, 12V 20A Output, 500kHz Buck Converter


Figure 27. Efficiency vs. Load Current (with Heat Sink)

## ORDERING GUIDE

Table 5. Ordering Guide

| TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: |
| LT8418ACBZ-R7 | 8418 | $12-B a l l ~ W L C S P ~$ | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| $L T C 7060$ | 100 V Half-Bridge Driver with <br> Floating Grounds and Adjustable | Up to 100 V supply rail, $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Cc}} \leq 14 \mathrm{~V}$, programmable <br> dead time control, tristate PWM input with enable pin. |
| $L T C 4449$ | High Speed Synchronous N-Channel <br> MOSFET Driver | Up to 38 V supply voltage, $4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 6.5 \mathrm{~V}, 3.2 \mathrm{~A}$ peak <br> pull-up, 4.5A peak pull-down. |
| $L T C 4446$ | High Voltage Synchronous $\mathrm{N}-$ <br> Channel MOSFET Driver <br> without Shoot-Through Protection | Up to 100 V supply voltage, $7.2 \mathrm{~V} \leq \mathrm{V}$ cc $\leq 13.5 \mathrm{~V}, 2.5 \mathrm{~A} / 3 \mathrm{~A}$ <br> peak pull-up, $1.2 \Omega / 0.55 \Omega$ peak pull-down. |
| $L T C 4444$ | High Voltage Synchronous $\mathrm{N}-$ <br> Channel MOSFET Driver <br> with Shoot-Through Protection | Up to 100 V supply voltage, $7.2 \mathrm{~V} \leq \mathrm{V}$ Cc $\leq 13.5 \mathrm{~V}, 2.5 \mathrm{~A} / 3 \mathrm{~A}$ <br> peak pull-up, $1.2 \Omega / 0.55 \Omega$ peak pull-down. |


[^0]:    ${ }^{1}$ A3 and C4 are internally connected. C1 and D4 are internally connected.

