

# 100V Half-Bridge GaN Driver with Smart Integrated Bootstrap Switch

## **General Description**

The EVAL-LT8418-BZ evaluation circuit features the LT8418 driving two 100V enhanced Gallium Nitride (eGaN) FETs in a half-bridge configuration. The circuit is optimized as a buck converter, but it can be used as a boost converter or other converter topologies consisting of a half-bridge. The evaluation circuit can deliver up to 10A with good thermal management.

An external single or two PWM signals are required to drive the board, depending on the configuration. In the single-input setup, the dead time circuitry on the board is utilized to generate the complement signal and set the dead time. The dead time circuitry is bypassed in the dualinput setup.

The LT8418 driver has powerful  $0.2\Omega$  pull-down and  $0.6\Omega$ pull-up drivers driving two 100V GaN FETs. It also integrates a smart integrated bootstrap switch to generate a balanced bootstrap voltage from V<sub>CC</sub> with a minimum dropout voltage. The LT8418 provides split gate drivers to adjust the turn-on and turn-off slew rates of GaN FETs to suppress ringing and optimize EMI performance.

Design files for this circuit board are available.

# Performance Summary ( $T_A = 25^{\circ}C$ )

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Voltage <sup>1</sup>	V <sub>IN</sub>					80	V
Output Voltage	V <sub>OUT</sub>					80	V
Output Current <sup>2</sup>	I <sub>OUT</sub>					10	Α
Auxiliary Supply Voltage	V <sub>AUX</sub>			5.5		80	V
Gate Driver Supply Voltage	V <sub>CC</sub>	$V_{AUX} = 6V, R1 = 604k\Omega, R4 = 200k\Omega$			5		V
DWM.	.,	_TH V <sub>CC</sub> = 5V	High PWM input	2.1		3.4	V
PWM Logic Input Voltage Threshold	V <sub>PWM_TH</sub>		Low PWM input	1.2		2.2	
PWM Logic Input Minimum Width	t <sub>PWM_MIN</sub>				11		ns
Switching Frequency <sup>3</sup>	f <sub>SW</sub>			0.1	1	10	MHz
Dead Time from BG Falling to TG Rising	t <sub>d(BG_TG)</sub>	Open $V_{\text{IN}}$ , single PWM input signal, R3 = 30 $\Omega$ , R6 = 47 $\Omega$			5.4		ns
Dead Time from TG Falling to BG Rising	t <sub>d(TG_BG)</sub>				9.3		ns
Efficiency	η	V <sub>OUT</sub> = 24V, 500kHz			97.5		%
	V <sub>IN</sub> = 48V,		V <sub>OUT</sub> = 24V, 1MHz		97.4		%
		I <sub>OUT</sub> = 10A	V <sub>OUT</sub> = 12V, 500kHz		96.2		%
			V <sub>OUT</sub> = 12V, 1MHz		95.5		%

<sup>1</sup> Maximum input voltage depends on inductive loading. Maximum switch node ringing must be kept under 100V for EPC2204.

<sup>&</sup>lt;sup>2</sup> Maximum output current depends on EPC2204 FET temperature, affected by switching frequency, input voltage, output voltage, and thermal management. Make sure to monitor the die temperature when setting the output current.

<sup>&</sup>lt;sup>3</sup> At high switching frequencies, switching loss is dominant. Input voltage and output current should be reduced to prevent overheating of the GaN FETs.

#### **Quick Start Procedure**

The EVAL-LT8418-BZ evaluation circuit is an power stage used to evaluate the performance of the LT8418. See *Figure* 1 for proper measurement equipment setup and use the following procedure:

- 1. With power off, connect the input power supply to the board through the V<sub>IN</sub> and GND terminals. Connect the auxiliary power supply to the AUX INPUT and GND terminals. Connect the load to the V<sub>OUT</sub> and GND terminals. Connect the function generator output to the INT and GND pins of header J1.
- 2. Turn on the auxiliary power supply at 6V.
- 3. Set the function generator to output a 5V, 1MHz, 50% duty cycle, high-Z output pulse waveform.
- 4. Turn on the input power supply at 0V, 7A limit. Increase the voltage slowly to 48V.
- 5. Check for the proper output voltage, which should be 24V (±5%).
- 6. Once the proper output voltage is established, adjust the input voltage and load current within the operating range, and observe the gate signals, switch node voltage, voltage ripple, efficiency, and other parameters.

NOTE: When probing the gate signals or switch node, it is recommended to use the ground spring to avoid parasitic inductance in the long ground lead. Measure the input or output voltage ripple by touching the probe tip directly across the  $V_{IN}$  (J2) and GND (J3), or  $V_{OUT}$  (J4) and GND (J5) terminals.




Figure 1. EVAL-LT8418-BZ Board Connections in Single-PWM-Input Control Mode

analog.com Rev 0 | 2 of 11

# **Output Voltage and Power**

The EVAL-LT8418-BZ can be configured as either a buck or a boost converter, or other converter topologies consisting of a half-bridge with maximum input and output voltages of 80V. However, the converter is optimally designed to convert 48V<sub>IN</sub> to 24V<sub>OUT</sub> at 1MHZ, delivering up to 10A with a heat sink or forced airflow. At full load with forced airflow, although the board can deliver 240W, the top FET heats up significantly. Therefore, a heat sink is recommended if this operating condition is expected over an extended period. Please see the "thermal considerations" section for more details on using a heat sink.

The conversion ratio can be adjusted by changing the duty cycle of the PWM input signal(s), while the switching frequency is set by the PWM input signal frequency. To optimize the converter efficiency at a different power specification, passive power components inductors and input/output capacitors should be resized appropriately. The dead times must also be adjusted to minimize the loss during the dead time. Figure 3 and Figure 4 show the converter efficiency versus the load current at different operating conditions.

## **LDO Setting**

An LDO (U3) is used to supply power to the LT8418 and dead time circuitry. The output voltage V<sub>CC</sub> of the LDO is set to 5V in the default configuration, but it can be adjusted by changing R2 and R4 values. The input power of U3 comes from either a default auxiliary power supply, AUX INPUT, ranging from 5.5V to 80V, or directly from the board's input power supply, which can be selected by changing the position of jumper JP1.

#### **Control Mode**

The EVAL-LT8418-BZ circuit is an open-loop half-bridge converter without a feedback network and control loop. Hence, the board requires two complementary PWM signals to drive the INT and INB pins of the LT8418. These signals come from either one (in single-PWM-input mode) or two (in dual-PWM-input mode) external PWM signals provided by a function generator or microcontroller.

The single-PWM-input mode is the default control scheme of this evaluation board. In this mode, only a single PWM output of the function generator is connected to header J1, as shown in Figure 1. The positive terminal is tied to the leftmost pin (labeled INT), while the negative terminal is tied to the middle pin (labeled GND).

Alternatively, two separate PWM signals can be applied to header J1 to control INT and INB pins independently in the dual-PWM-input mode. To enable this control mode, some component-level modifications are required to bypass the RC filters. Specifically, R5 must be removed and R7, R3, and R6 must be shorted with  $0\Omega$  resistors. The positive sides of INT and INB inputs are applied at the leftmost pin (labeled INT) and rightmost pin (labeled INB) of header J1, respectively. As the dead time circuitry no longer generates dead times between INT and INB input signals, careful control must be taken in this control mode to prevent a shoot-through incident. Table 1 lists the circuit configurations of two control modes.

**Table 1. Circuit Configurations For Control Modes** 

Control Mode	R5	R7	R3	R6
Single PWM Input <sup>1</sup>	Shorted	Open	30Ω ²	47Ω <del>2</del>
Dual PWM Inputs	Open	Shorted	Shorted	Shorted

Default configuration

#### **Dead Time**

In the single-PWM-input control mode, the dead times of gate signals are set by the dead-time circuitry consisting of two inverters and RC filters. The input PWM signal is first inverted and split into two complementary signals by the Schmitt-trigger inverter U2. The two signals are then delayed by the RC filters, setting the dead times before being inverted again by another inverter U4. These two resulting signals are applied to the INT and INB pins driving the LT8418. The default dead times on the board are optimized for  $48V_{IN}$ ,  $24V_{OUT}$ , 1MHz  $f_{SW}$ , and 10A  $I_{OUT}$  operating conditions. However, the dead times can be adjusted by changing R3 and R6 values to evaluate the impact of dead time on efficiency. When

analog.com Rev 0 | 3 of 11

<sup>&</sup>lt;sup>2</sup> Resistance value can be changed to adjust the dead time

changing the dead times, careful design must be taken to avoid a shoot-through condition. Figure 2 shows the relationship between the resistor values and dead times between INT and INB signals.




Figure 2. Dead Times vs. Resistor Values

### **Thermal Considerations**

At high switching frequencies and high output power, care must be taken to prevent overheating on the GaN FETs. For better thermal management, the EVAL-LT8418-BZ is equipped with four mechanical spacers that can be used to attach a heat sink (527-45AB) to the bottom layer. Since all the high-profile components are placed on the top layer, the heat sink is easily placed on the bottom layer against the surface of GaN FETs and the LT8418. A thermal pad and a thermal spreader (4051100100017) should be inserted under the heat sink to ensure good contact, improving thermal dissipation.


## **Measurement Considerations**

A high-speed differential probe such as the IsoVu probe from Tektronix is recommended for measuring the high-side gate voltage at header TP10. It has low parasitic elements, suitable for measuring high-frequency waveforms. Low parasitic capacitance passive probes with ground springs are recommended for measuring voltage at other nodes. The surface-mount sockets (TP1-TP7) are equipped on the top layer for easy probing.

analog.com Rev 0 | 4 of 11

## **Performance**


 $(V_{IN} = 48V, T_A = 25^{\circ}C, unless otherwise noted.)$ 




100 99 98 97 96 95 % 94 **EFFICIENCY** 93 92 91 90 89 88 500kHz 87 1MHz 86 5 LOAD CURRENT (A)

Figure 3. Efficiency vs. Load Current at 24Vout (Forced Airflow)

Figure 4. Efficiency vs. Load Current at 12Vout (Forced Airflow)









Figure 5. Steady-State Waveform at Open V<sub>IN,</sub> 1MHz

Figure 6. Steady-State Waveform at 24Vout, 0A Iout, 1MHz






Figure 7. Steady-State Waveform at 24Vout, 10A lout, 1MHz (Forced Airflow)

Figure 8. Steady-State Waveform at 12Vout, 10A Iout, 1MHz (Forced Airflow)

Rev 0 5 of 11 analog.com




Figure 9. Thermal Image of Top Layer at  $24V_{OUT}$ ,  $5A\ I_{OUT}$ , 500kHz. (Thermal Values are on L1)




Figure 11. Thermal Image of Top Layer at  $24V_{OUT}$ , 5A  $I_{OUT}$ , 1MHz. (Thermal Values are on L1)




Figure 13. Thermal Image of Top Layer at 24V<sub>OUT</sub>, 10A I<sub>OUT</sub>, 1MHz (Forced Airflow, Thermal Values are on L1)




Figure 10. Thermal Image of Bottom Layer at  $24V_{OUT}$ ,  $5A\ I_{OUT}$ , 500kHz. (Thermal Values are on Q1)




Figure 12. Thermal Image of Bottom Layer at  $24V_{OUT}$ ,  $5A\ I_{OUT}$ , 1MHz. (Thermal Values are on Q1)




Figure 14. Thermal Image of Bottom Layer at 24V<sub>OUT</sub>, 10A I<sub>OUT</sub>, 1MHz (Forced Airflow, Thermal Values are on Q1)

analog.com Rev 0 | 6 of 11




Figure 15. Thermal Image of Top Layer at  $24V_{OUT}$ ,  $10A\ I_{OUT}$ , 1MHz (with Heat Sink, Thermal Values are on L1)




Figure 16. Thermal Image of Bottom Layer at  $24V_{OUT}$ ,  $10A\ I_{OUT}$ , 1MHz (with Heat Sink, Thermal Values are on Heat Sink)

analog.com Rev 0 7 of 11

# **Bill of Materials**

ITEM		DESIGNATOR	DESCRIPTION	MANUFACTURER PART NUMBER		
I I E IVI	עוז	DESIGNATUR	REQUIRED CIRCUIT COMPONENTS	WANGFACTURER FART NUMBER		
1	2	C1, C7	CAP., 100pF, C0G, 50V, 5%, 0402	MURATA, GRM1555C1H101JA01D		
2	1	C2	CAP., 1µF, X7S, 100V, 10%, 0805, AEC-Q200	MURATA, GCM21BC72A105KE36L		
3	3	C3, C16, C22	CAP., 0.1µF, X7R, 100V, 10%, 0805	TDK, C2012X7R2A104K125AA		
4	2	C4, C20	CAP., 4.7µF, X7R, 16V, 10%, 0805	AVX, 0805YC475KAT2A		
5	3	C5, C6, C18	CAP., 0.1µF, X7R, 16V, 10%, 0603	WURTH ELEKTRONIK, 885012206046		
6	4	C8, C9, C10, C11	CAP., 4.7µF, X7S, 100V, 20%, 1206	MURATA, GRM31CC72A475ME11L		
	-	C12, C13, C26,	CAP., 47µF, ALUM ELECT, 100V, 20%, SMD,			
7	4	C27	RADIAL, 1012, 150 CRZ Series, AEC-Q200	VISHAY, MAL215099905E3		
		C14, C15, C23,	, , , , , , , , , , , , , , , , , , , ,	,		
8	5	C24, C25	CAP., 4.7µF, X7S, 100V, 10%, 1210	MURATA, GRM32DC72A475KE01L		
9	2	C17, C21	CAP., 0.1µF, X7R, 16V, 10%, 0402	MURATA, GRM155R71C104KA88D		
10	2	C19, C28	CAP., 10pF, C0G, 50V, 5%, 0402	MURATA, GJM1555C1H100JB01D		
11	2	D1, D2	DIODE, SCHOTTKY, 40V, 30mA, SOD-523	DIODES INC., SDM03U40-7		
			IND., 4.7μH, PWR, 20%, 24A, 5.7mΩ, SMD, 11.8mm x	·		
12	1	L1	10.5mm x 10mm, AEC-Q200	COILCRAFT, XAL1010-472MEB		
			XSTR., ENHANCEMENT-MODE GaN FET, 100V, 29A,	EFFICIENT POWER CONVERSION,		
13	2	Q1, Q2	2.5mm x 1.5mm	EPC2204		
14	1	R1	RES., 604kΩ, 1%, 1/10W, 0603, AEC-Q200	VISHAY, CRCW0603604KFKEA		
15	2	R2, R8	RES., 10kΩ, 1%, 1/16W, 0402, AEC-Q200	VISHAY, CRCW040210K0FKED		
16	1	R3	RES., 30Ω, 1%, 1/16W, 0402	YAGEO, RC0402FR-0730RL		
17	1	R4	RES.,200kΩ,1%,1/10W,0603	VISHAY, CRCW0603200KFKEA		
18	3	R5, R10, R13	RES., 0Ω, 1/16W, 0402	VISHAY, CRCW04020000Z0ED		
19	1	R6	RES., 47Ω, 1%, 1/16W, 0402	VISHAY, CRCW040247R0FKED		
20	1	R9	RES., 5.6Ω,1%, 1/16W, 0402, AEC-Q200	VISHAY, CRCW04025R60FNED		
			RES., 0.005Ω, 1%, 2W, 2512, LONG-SIDE TERM,			
21	1	R11	METAL, SENSE	Ohmite, FCSL64R005FER		
23	1	R12	RES., 2Ω, 1%, 1/16W, 0402, AEC-Q200	VISHAY, CRCW04022R00FKED		
24	2	R16, R17	RES., 0Ω, 1/10W, 0603, AEC-Q200	VISHAY, CRCW06030000Z0EA		
25	1	U1	IC, 100V Half-Bridge GaN Driver, WLCSP-12	ANALOG DEVICES, LT8418ACBZ-R7		
				TEXAS INSTRUMENTS,		
26	1	U2	IC, 3CH Schmitt-Trigger Inverter, VSSOP-8	SN74LVC3G14DCUR		
27	1	U3	IC, 250mA, 4V to 80V LDO Linear Reg, DFN-12	ANALOG DEVICES, LT3012EDE#PBF		
				TEXAS INSTRUMENTS,		
28	1	U4	IC, Dual Schmitt-Trigger Inverter, SOT23-6	SN74LVC2G14DBVR		
	I _		OPTIONAL CIRCUIT COMPONENTS	T		
1	0	C29	CAP., OPTION, 0603			
2	2	D3, D4	LED, GREEN, WATER-CLEAR, 0805	LITE-ON, LTST-C170KGKT		
3	1	R14	RES.,1kΩ, 5%, 1/10W,0603, AEC-Q200	VISHAY, CRCW06031K00JNEA		
4	1	R15	RES., 100kΩ, 5%, 1/4W, 1206, AEC-Q200	VISHAY, CRCW1206100KJNEA		
5	0	R7	RES., 0Ω, 1/16W, 0402	VISHAY, CRCW04020000Z0ED		
HARDWARE - FOR DEMO BOARD ONLY TEST DOINT TURBET 0.064" MTC HOLE DOR						
		□	TEST POINT, TURRET, 0.064" MTG. HOLE, PCB	MILL MAY 2209 2 00 00 00 00 07 0		
2	8	E1 to E8	0.062" THK CONN., HDR., MALE, 1 x 4, 2.54mm, VERT, STR, THT	MILL-MAX, 2308-2-00-80-00-00-07-0		
	<u> </u>	J1		SAMTEC, TSW-104-07-L-S		
2	4	12 to 15	CONN., BANANA JACK, FEMALE, THT, NON- INSULATED, SWAGE, 0.218"	KEYSTONE 575 4		
3	1	J2 to J5 JP1	CONN., HDR,MALE, 1 x 3, 2mm, VERT, ST, THT	KEYSTONE, 575-4 Wurth Elektronik, 62000311121		
5	4	MP1 to MP4	STANDOFF, NYLON, SNAP-ON, 0.625 (5/8"), 15.9mm	KEYSTONE. 8834		
3	4	IVIF I LU IVIF4	STANDOFF, NYLON, SNAP-ON, 0.625 (5/8 ), 15.9fffff STANDOFF, STEEL, ROUND, 5.1mm OD, 3.5mm ID,	NETOTONE, 0004		
			1mm BODY LENGTH, 2.4mm OVERALL LENGTH,			
6	4	MP5 to MP8	FEMALE, M2.5, THREADED, SMT	WURTH ELEKTRONIK, 9774010151R		
		1111 0 10 1411 0	- Livi (LL, IVIC.O, 11 II (L) (DLD, OWI)	THE THE LELICITION OF THE TOTAL TOTA		

analog.com Rev 0 | 8 of 11

			HEATSINK, EXTRUDED, 1/2 BRICK DC/DC CVRTR, 2.28" x 2.40" x 0.45", HORZ, RECT, 11-FIN, ALUM,	
7	0	MP9	BLK ANODIZE	Wakefield-Vette, 527-45AB
8	0	MP10	HEAT SPREADER 100MMX100MM W/ADH	Wurth Elektronik, 4051100100017
			CONN., HDR, SOCKET, RCPT, FEMALE, 1 x 2,	
9	7	TP1 to TP7	2.54mm, VERT, ST, SMD	Mill-Max, 310-43-102-41-105000
10	3	TP8,TP9,TP10	CONN., HDR,MALE, 1 x 2, 2.54mm, VERT, ST, SMD	SAMTEC, TSM-102-01-L-SV
11	1	XJP1	CONN., SHUNT, FEMALE, 2-POS, 2mm	Wurth Elektronik, 60800213421

analog.com Rev 0 | 9 of 11

# **Schematic**




Figure 17. EVAL-LT8418-BZ Schematic

analog.com Rev 0 | 10 of 11

ASSUMED BY ANALOG DEVICES FOR ITS USE, NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM ITS USE. SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. NO LICENCE, EITHER EXPRESSED OR IMPLIED, IS GRANTED UNDER ANY ADI PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR ANY OTHER ADI INTELLECTUAL PROPERTY RIGHT RELATING TO ANY COMBINATION, MACHINE, OR PROCESS WHICH ADI PRODUCTS ALL INFORMATION CONTAINED HEREIN IS PROVIDED "AS IS" WITHOUT REPRESENTATION OR WARRANTY. NO RESPONSIBILITY IS OR SERVICES ARE USED. TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS.

analog.com Rev 0 | 11 of 11