# amu AS1170

# **Datasheet**



# **Table of contents**

1	Gen	eral description	4
	1.1	Key benefits & features	4
	1.2	Applications	4
	1.3	Block diagram	5
2	Ord	ering information	5
3	Pin	assignment	6
4	Abs	olute maximum ratings	7
5	Elec	ctrical characteristics	8
	5.1	I <sup>2</sup> C specifications	11
	5.2	Timing diagrams	
6	Тур	ical operating characteristics	13
7	Deta	ailed description	16
	7.1	Softstart / soft ramp down	17
	7.2	4 MHz / 1 MHz operating mode switching	17
	7.3	Protection and fault detection functions	
	7.4	Overvoltage protection	19
	7.5	Short circuit protection	19
8	Reg	ister description	34
	8.1	ChipID register	34
	8.2	Current set LED1 register	34
	8.3	Current set LED2 register	35
	8.4	Low voltage register	36
	8.5	Flash timer register	37
	8.6	Control register	39
	8.7	Strobe signaling register	40
	8.8	Fault register	
	8.9	PWM and indicator register	
	8.10	Minimum LED current register	43



	8.11	Actual LED current register	43
	8.12	Password register	44
	8.13	Current boost register	44
9	Regi	ster map	. 45
10	Appl	lication information	. 46
		External components	
	10.2	PCB layout guideline	48
	10.3	5 V operating mode	49
11	Pack	kage drawings and markings	. 50
12	Revi	sion information	. 52
13	Lega	al information	. 53



## **AS1170 High current LED/VCSEL driver**

# 1 General description

The AS1170 is an inductive high efficient DCDC step up converter with two current sinks. The DCDC step up converter operates at a fixed frequency of 4 MHz and includes soft startup to allow easy integration into noise sensitive RF systems. The AS1170 includes flash timeout, overvoltage, over temperature, undervoltage and short circuit protection functions. The AS1170 is controlled by an I²C interface and has a hardware automatic shutdown if SCL=0 for 100 ms. Therefore no additional enable input is required for shutting down of the device once the system shuts down. The AS1170 is available in a space-saving WL-CSP package measuring only 2.25 mm x 1.5 mm x 0.6 mm.

### 1.1 Key benefits & features

The AS1170 module is specifically designed for:

Table 1: Added value overview

Features	Benefits
High efficiency 4 MHz fixed frequency DCDC Boost converter	Stable even in coil current limit
Independent channel control	Combine channels for higher current output
PWM operation for lower output current	31.25 kHz to avoid audible noise
WL-CSP package	Tiny footprint of 2.25 mm x 1.5 mm x 0.6 mm
Automatic current adjustment for low battery voltage	Long battery lifetime
High output current	Current adjustable up to 2000 mA

## 1.2 Applications


- Flash / torch / video light for smartphones, feature-phones
- 3D sensing Active stereo vision / structured light
- Handheld scanners
- Safety signage



## 1.3 Block diagram

The functional block of this device is shown below:

Figure 1: Functional block of AS1170




# 2 Ordering information

Product code	Q-Number	Package	Delivery form	Delivery quantity
AS1170	Q65113A7128	AS1170 WLP LF T&R	Tape and reel	10000 pcs
AS1170	Q65113A7129	AS1170 WLP LF T&R	Tape and reel	500 pcs



# 3 Pin assignment

Figure 2: Pin assignment



### 3.1.1 Pin description

**Table 2: Pin description** 

Pin number	Pin name	Value
A1	VOUT1	DCDC converter output capacitor - make a short connection to C <sub>VOUT</sub> / V <sub>OUT2</sub> .
A2	GND	Power and analog ground; make a short connection between both balls.
A3	LED_OUT1	Flash LED current sink.
B1	SW1	DCDC converter switching node - make a short connection to SW2 / coil L <sub>DCDC</sub> .
B2	GND	Power and analog ground; make a short connection between both balls.
C1	VOUT2	DCDC converter output capacitor - make a short connection to C <sub>VOUT</sub> / V <sub>OUT1</sub> .
C2	SW2	DCDC converter switching node - make a short connection to SW1 / coil LDCDC.
C3	LED_OUT2	Flash led current sink.
D1	SCL	Serial clock input for I <sup>2</sup> C interface.
D2	VIN	Positive supply voltage input - connect to supply and make a short connection to input capacitor C <sub>VIN</sub> and to coil L <sub>DCDC</sub> .
E1	SDA	Serial data input/output for I <sup>2</sup> C interface (needs external pull-up resistor).
E2	STROBE	Digital input with pulldown to control strobe time for flash function.
E3	A-SELECT	Alternative I <sup>2</sup> C address pin.



# 4 Absolute maximum ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3: Absolute maximum ratings of AS1170

Parameter	Min	Min Max		Comments
V <sub>IN</sub> to GND	-0.3	+7.0	V	
Strobe, SCL, SDA to GND	-0.3	V <sub>IN</sub> + 0.3	V	Max. +7 V
SW1/2, VOUT1/2, LED_OUT1/2 to GND	-0.3	+7.0	V	
VOUT1/2 to SW1/2	-0.3	0.0	V	<b>Note:</b> Diode between VOUT1/2 and SW1/2
Voltage between GND pins	0.0	0.0	V	Short connection recommended
Input pin current without causing latchup	-100	+100 + IIN	mA	EIA/JESD78
Continuous power dissipation (T <sub>A</sub> = +70 °C)				
Continuous power dissipation		1230	mW	P <sub>T</sub> @ 70 °C
Continuous power dissipation de-rating factor		16.7	mW/K	PDERATE2
Electrostatic discharge				
ESD <sub>HBM</sub> Pins LED_OUT1/23	:	±8000	V	JEDEC JESD22-A114F
ESDнвм	:	±2000	V	
ESDcdm		±500	V	JS-002-2022
ESD <sub>MM</sub>		±100	V	JESD22-A115C
Temperature ranges and storage con	ditions			
Junction to ambient thermal resistance		604	K/W	
Junction temperature		150	°C	Internally limited (over temperature protection), max. 20000s
Storage temperature range	-55	125	°C	
Humidity	5	85	%	Non condensing
Body temperature during soldering		260	°C	According to IPC/JEDEC J-STD- 020



Parameter	Min	Max	Unit	Comments
Moisture sensitivity level (MSL)	MSI	L1		Represents a max. floor life time of unlimited

- (1) Depending on actual PCB layout and PCB used measured on demoboard; for peak power dissipation during flashing see document AS1170 thermal measurements.
- (2) PDERATE de-rating factor changes the total continuous power dissipation (P<sub>T</sub>) if the ambient temperature is not 70 °C. Therefore for e.g. T<sub>AMB</sub> = 85 °C, calculate P<sub>T</sub> at 85 °C = P<sub>T</sub> PDERATE \* (85 °C to 70 °C).
- (3) Pins LED\_OUT1 connected to LED\_OUT2 and capacitor C<sub>VOUT</sub> connected to VOUT1/2 and GND; both GND pins connected together.
- (4) Measured on AS1170 demoboard.

## 5 Electrical characteristics

**Table 4: Electrical characteristics of AS1170** 

Symbol	Parameter	Condition M		Тур.	Max	Unit
General opera	ating conditions					
V <sub>VIN</sub>	Supply voltage	Pin V <sub>IN</sub>	2.7	3.7	4.4	V
V <sub>VINREDUCED_F</sub>	Supply voltage	AS1170 functionally working, but	2.5		2.7	- V
UNC	Supply voltage	not all parameters fulfilled	4.4		5.5	V
Ishutdown	Shutdown current	SCL=SDA=0 V, V <sub>VIN</sub> <3.7 V		0.6	2.0	μΑ
ISTANBY	Standby current	Interface active, $V_{\text{VIN}}$ < 3.7 V		1.0	10	μΑ
Тамв	Operating temperature		-30	25	85	°C
E <sub>ta</sub>	Application efficiency (DCDC and current sink)	$L_{COIL}$ = 0.6 μH @ 3 A, $L_{ESR}$ = 60 mΩ, LED_OUT1,2=1300 mA, $t_{FLASH}$ <300 ms		84		%
DCDC step u	p converter					
Vvout	DCDC boost output voltage (pin VOUT1/2)		2.8		5.5	V
V <sub>V</sub> OUT5V	DCDC boost output voltage (pin VOUT1/2)	Constant voltage mode operation const_v_mode=1 (see Page 49)		5.0		V
R <sub>PMOS</sub>	On-resistance	DCDC internal PMOS switch		70		mΩ
R <sub>NMOS</sub>	On-resistance	DCDC internal NMOS switch		70		mΩ
f <sub>CLK</sub>	Operating frequency	All internal timings are derived from this oscillator	-7.5%	4.0	+7.5%	MHz



Symbol	Parameter	Condition	Min	Тур.	Max	Unit	
Current sinks	5						
$V_{LED}$	LED forward	Two flash LEDs at 1800 mA combined		2.8	3.5	3.95	V
	voltage	Single flash LED	at 1600 mA	2.8		4.2	V
	LED_OUT1/2	Dual flash LED	current_boost=1	0		2000	- mA
I <sub>LED_OUT</sub>	current sinks		current_boost=0	0		1800	IIIA
	output combined	Single flash LED	)			1600	mA
ILED_OUTA	LED_OUT1/2 current sink	I <sub>LEDOUT</sub> >=800 m. I <sub>LEDOUT</sub> <500 mA 100 °C		-7		+7	%
	accuracy	500 mA <l<sub>LED_OU TJ &lt; 100 °C</l<sub>	τ<800 mA, 0 °C <	-5		+5	%
L	LED_OUT1/2	Ramp-up during	startup		250	1000	μs
ILED_OUTRAMP	ramp time	Ramp-down			500	1000	μs
ILED_OUTRIPPLE	LED_OUT current ripple	I <sub>LED_OUT</sub> = 1000 i	mA, BW=20 MHz		20		mA <sub>PP</sub>
V	LED_OUT current	Minimum voltage between pin LED_OUT1/2	current_boost=0		325		- m\/
VILED_COMP	sink voltage compliance				360		⁻ mV
VLED_OUTCOMP _HYST	Comparators hysteresis	Hysteresis for comparators between LED_OUT1 and LED_OUT2 reporting signals led_out1above2 and led_out2above1			30		mV
V <sub>HIGH_VDS</sub>	Comparator high VDS	Low VDS and h	igh VDS		900		.,
VLOW_VDS	Comparator low VDS	comparator – se	e Page 17	320			- mV
ILEAK_LED_OUT	LED_OUT1/2 leakage current	Pins LED_OUT	1 and LED_OUT2	-1.0	0.0	+1.0	μA
Protection an	nd fault detection fur	nctions (see Page	e 18)				
V <sub>VOUTMAX</sub>	VVOUT overvoltage protection	DCDC converte protection	r overvoltage	5.0	5.3	5.6	V
	Current limit for		coil_peak=00b	1.8	2.0	2.23	_
	coil L <sub>DCDC</sub> (Pin SW) measured at		coil_peak=01b	2.25	2.5	2.78	
ILIMIT	40% PWM duty cycle maximum 40000s lifetime	Default value	coil_peak (see Page 24 =10b	2.7	3.0	3.34	Α
	operation in overcurrent limit		coil_peak=11b	3.15	3.5	3.9	



Symbol	Parameter	Condition	Min	Тур.	Max	Unit
VLEDSHORT	Flash LED short circuit detection voltage	Voltage measured between pins VOUT1,2 and LED_OUT1,2		1.0		V
T <sub>OVTEMP</sub>	Overtemperature protection	lunction town crature		144		°C
Тоутемрнуѕт	Overtemperature hysteresis	<ul> <li>Junction temperature</li> </ul>		5		°C
t <sub>FLASHTIMEOUT</sub>	Flash timeout	Can be adjusted with register flash_timeout	2		1280	ms
	umer	Accuracy	-7.5		+7.5	%
		Falling V <sub>VIN</sub>	2.25	2.4	2.5	V
Vuvlo	Undervoltage lockout	Rising V <sub>VIN</sub>	Vuvlo+ 0.05	Vuvlo+ 0.1	Vuvlo+ 0.15	V
Digital interfa	ace					
VIH	High level input voltage	D: 001 0D4	1.26		$V_{\text{VIN}}$	V
VIL	Low level input voltage	- Pins SCL, SDA	0.0		0.54	V
VIHFLASH	High level input voltage	Dia OTDODE	0.7		$V_{\text{VIN}}$	V
VILFLASH	Low level input voltage	- Pin STROBE	0.0		0.54	V
V <sub>OL</sub>	Low level output voltage	Pin SDA, I <sub>OL</sub> =3 mA			0.3	V
I <sub>LEAK</sub>	Leakage current	Pins SCL, SDA	-1.0	0.0	+1.0	μΑ
I <sub>PD</sub>	Pulldown current to GND	Pins STROBE		36		μΑ
tтімеоит	SCL timeout	In indicator, assist or flash mode, if SCL is low longer than this timeout, the AS1170 automatically enters shutdown mode	35 10		100	ms

<sup>(1)</sup>  $V_{VIN}$  = +2.7 V to +4.4 V,  $T_{AMB}$  = -30 °C to 85 °C, unless otherwise specified. Typical values are at  $V_{VIN}$  = +3.7 V,  $T_{AMB}$  = 25 °C, unless otherwise specified.



### 5.1 I<sup>2</sup>C specifications

Table 5: I<sup>2</sup>C specifications


Symbol	Parameter	Condition	Min	Тур.	Max	Unit
I <sup>2</sup> C mode t	imings – see Figure 3					
f <sub>SCLK</sub>	SCL clock frequency		1 / t <sub>TIMEOUT</sub>		400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition		1.3			μs
t <sub>HD:STA</sub>	Hold time (repeated) START Condition <sup>(7)</sup>		0.6			μs
t <sub>LOW</sub>	LOW period of SCL clock		1.3			μs
t <sub>HIGH</sub>	HIGH period of SCL clock		0.6			μs
t <sub>SU:STA</sub>	Setup time for a repeated START condition		0.6			μs
t <sub>HD:DAT</sub>	Data hold time <sup>(8)</sup>		0		0.9	μs
t <sub>SU:DAT</sub>	Data setup time <sup>(9)</sup>		100			ns
t <sub>R</sub>	Rise time of both SDA and SCL signals		20 + 0.1C <sub>B</sub>		300	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals		20 + 0.1C <sub>B</sub>		300	ns
t <sub>SU:STO</sub>	Setup time for STOP condition		0.6			μs
Св	Capacitive load for each bus line	C <sub>B</sub> - total capacitance of one bus line in pF			400	pF
C <sub>I/O</sub>	I/O capacitance (SDA, SCL)				10	pF

- (1) For  $V_{BAT}$ =4.5 V, SCL=1.8 V, SDA=1.8 V maximum  $I_{STANBY}$  is <16  $\mu$ A.
- (2) To improve efficiency at low output currents, the active part of the internal switching transistor PMOS is reduced in size to 1/5 its original size. This reduces the current required to drive the PMOS transistor and therefore improves overall efficiency at low output currents.
- (3) The maximum current driving capability depends on supply voltage V<sub>VIN</sub>, LED forward voltage and coil peak current limit.
- (4) Due to slope compensation of the current limit,  $I_{LIMIT}$  changes with duty cycle see Figure 17.
- (5) The logic input levels  $V_{IH}$  and  $V_{IL}$  allow for 1.2 V or 1.8 V supplied driving circuit.
- (6) A pulldown current of 36  $\mu A$  is equal to a pulldown resistor of 42  $k\Omega$  at 1.5 V.
- (7) After this period, the first clock pulse is generated.
- (8) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHMIN</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- (9) A fast-mode device can be used in a standard-mode system, but the requirement t<sub>SU:DAT</sub> = to 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>R max</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns before the SCL line is released.



## 5.2 Timing diagrams

Figure 3: I<sup>2</sup>C mode timing diagram





# 6 Typical operating characteristics

 $V_{VIN} = 3.7 \text{ V}$ ,  $T_A = 25 \text{ °C}$  (unless otherwise specified), LED: ams OSRAM Phaser 2 (VF<sub>LED</sub> = 3.8 V at 1 A).

Figure 4: DCDC efficiency vs. V<sub>VIN</sub>




Figure 5: Application efficiency (PLED/PVIN) vs. VVIN




Figure 6: Battery current vs. VVIN




Figure 7: Efficiency at low currents (300 mA)






Figure 8: ILED STARTUP (ILED\_OUT = 1.0 A)




Figure 9: IVIN, ILED STARTUP (ILED\_OUT = 800 mA)




Figure 10: ILED STARTUP (ILED\_OUT = 60 mA)




Figure 11: Vout / ILED\_OUT ripple, ILED\_OUT = 1.0 A






Figure 12: I<sub>LED</sub> rampdown (ILED\_OUT = 1.0 A)




Figure 13: ILED\_OUT vs. TAMB




Figure 14: Oscillator frequency f<sub>CLK</sub> vs. T<sub>AMB</sub>





Figure 15: Flash timeout





## 7 Detailed description

The AS1170 is a high performance DCDC step up converter with internal PMOS and NMOS switches. Its output is connected to one or two flash LEDs<sup>1</sup> with an internal current sink. The device is controlled by the pins SDA and SCL in I<sup>2</sup>C mode.

The actual operating mode like standby, assist light, indicator or flash mode, can then be chosen by the interface. If not in standby mode, the device automatically enters shutdown mode by keeping SCL low for more than t<sup>2</sup>.

The AS1170 includes a fixed frequency DCDC step-up with accurate startup control. Together with the current sink (on LED\_OUT1/2) it includes several protection and safety functions.




Figure 16: Internal circuit Diagram

<sup>&</sup>lt;sup>1</sup> If two LEDs are connected, it is possible to operate each of the two LEDs individually as the LED current can be selected individually.

<sup>&</sup>lt;sup>2</sup> Following registers are reset to their default value if the timeout expires: out\_on=0, mode\_setting=00, const\_v\_mode=0.



### 7.1 Softstart / soft ramp down

During startup and ramp down the LED current is smoothly ramped up and ramped down. If the DCDC converter goes out of regulation (measured by monitoring the voltage across the current sinks), the ramp up is temporarily stopped in order for the DCDC to return to regulation<sup>3</sup>.

### 7.2 4 MHz / 1 MHz operating mode switching

If freq\_switch\_on=1 and in flash and assist light mode (indicator mode or low current mode using PWM mode -see mode\_setting - always will use pulseskip) if led\_current1>=40h and led\_current2>=40h and current\_boost=0, the DCDC converter always operates in PWM mode (exception: PFM mode is allowed during startup) to reduce EMI in EMI sensitive systems. For flash and assist light mode and high duty cycles close to 100% on-time (maximum duty cycle) of the PMOS, the DCDC converter can switch into a 1 MHz operating mode and maximum duty cycle to improve efficiency for this load condition<sup>4</sup>. The DCDC converter returns back to its normal 4 MHz operating frequency when load or supply conditions change. Due to this switching between two fixed frequencies the noise spectrum of the system is exactly defined and predictable. If improved efficiency is required, the fixed switching between 1 MHz / 4 MHz can be disabled by freq\_switch\_on=0. In this case pulseskip will be used.

<sup>&</sup>lt;sup>3</sup> The actual value of the LED current setting can be readout by the register led\_current\_actual to allow the camera processor to adopt to the actual operating conditions.

<sup>&</sup>lt;sup>4</sup> Efficiency compared to a <sup>4</sup> MHz only DCDC converter forced to operate with minimum duty cycle.




Figure 17: Internal circuit of 4 MHz / 1 MHz selection

(1) For simplicity Figure 17 shows only a single current sink.

#### 7.3 Protection and fault detection functions

The protection functions protect the AS1170 and the LED(s) against physical damage. In most cases a fault register bit is set, which can be readout by the I<sup>2</sup>C interface. The fault bits are automatically cleared by an I<sup>2</sup>C readout of the fault register. Additionally the DCDC is stopped and the current sinks are disabled<sup>5</sup> by resetting out\_on=0, mode\_setting=00.

<sup>&</sup>lt;sup>5</sup> Applies for all faults.




### 7.4 Overvoltage protection

In case of no or a broken LED(s) at the pin LED\_OUT1/2 and an enabled DCDC converter, the voltage on VOUT1/2 rises until it reaches  $V_{VOUTMAX}$  (overvoltage condition) and the voltage across the current source is below low\_vds<sup>6</sup>, the DCDC converter is stopped, the current sources are disabled and the bit fault\_ovp is set<sup>7</sup>.

### 7.5 Short circuit protection

After the startup of the DCDC converter, the voltage on LED\_OUT1/2 is continuously monitored and compared against  $V_{LEDSHORT}$  if the LED current is above 14 mA<sup>8</sup> (current\_boost=0), 15.6 mA (current\_boost=1)<sup>9</sup>. If the voltage across the LED (VF<sub>LED</sub> = VOUT1/2-LED\_OUT1/2) stays below  $V_{LEDSHORT}$ , the DCDC is stopped (as a shorted LED is assumed), the current sinks are disabled and the bit fault\_led\_short is set. In a dual LED configuration for the AS1170, if a single shorted LED is detected, this LED is disabled and the device continuous operation with the other LED.





<sup>&</sup>lt;sup>6</sup> If overvoltage is reached, but none of the low\_vds comparator(s) triggers, VOUT1/2 is still regulated below V<sub>VOUTMAX</sub>.

<sup>&</sup>lt;sup>7</sup> In constant voltage mode (5V generation, register bit const\_v\_mode=1) this fault is disabled.

<sup>&</sup>lt;sup>8</sup> Measured for each LED\_OUT1/2 pin.

<sup>&</sup>lt;sup>9</sup> To avoid errors in short LED detection for LEDs with a high leakage current.



#### 7.5.1 Over temperature protection

The junction temperature of the AS1170 is continuously monitored. If the temperature exceeds  $T_{\text{OVTEMP}}$ , the DCDC is stopped, the current sinks are disabled (instantaneous) and the bit fault\_overtemp is set. The driver is automatically re-enabled<sup>10</sup> once the junction temperature drops below  $T_{\text{OVTEMP}}$ - $T_{\text{OVTEMPHYST}}$ .

#### 7.5.2 Flash timeout

If the flash is started a timeout timer is started in parallel. If the flash duration defined by the STROBE input (strobe\_on = 1 and strobe\_type = 1) exceeds  $t_{FLASHTIMEOUT}$  (adjustable by register), the DCDC is stopped and the flash current sinks (on pin LED\_OUT1/2) are disabled and fault\_timeout is set.

If the flash duration is defined by the timeout timer itself (strobe\_on = 0, the register fault timeout is set after the flash has been finished.

#### 7.5.3 Supply undervoltage protection

If the voltage on the pin  $V_{IN}$  (=battery voltage) is or falls below  $V_{UVLO}$ , the AS1170 is kept in shutdown state and all registers are set to their default state.

#### 7.5.4 Wakeup circuit - power off detection

In flash, assist light and indicator mode (register mode\_setting=01, 10 or 11) and out\_on=1, if SCL is L for more than t<sub>TIMEOUT</sub>, shutdown mode is automatically entered. This feature automatically detects a power-off of the controlling circuit driving SCL and SDA (VDD\_I/F goes to 0 V e.g. due to a low power condition of the driving circuit).

<sup>&</sup>lt;sup>10</sup> In constant voltage mode (const\_v\_mode=1) the DCDC will not be automatically re-enabled.

Zero Power Device Wakeup Timeout Counter VDD I/F RESET **SDA** High for flash, RESET Digital **I2C Interface** assist light or Logic indicator mode SCL POR AS1170

Figure 19: Device shutdown and wakeup

In shutdown mode once pin SCL goes high for the first time, the internal counter shown in Figure 20 is immediately reset thus releasing the internal RESET (assuming  $V_{\text{IN}}$  is above  $V_{\text{UVLO}}$ ) signal and allows instant communication on the I²C bus. Therefore no additional action is required to leave the shutdown mode and start I²C communication.

#### Purpose of this circuit

The purpose of this circuit is an additional security mechanism.

Assume the user indicator operation (there is no timeout for these operating modes) and the battery slowly drops below the undervoltage limit of the system. The processor would get a reset by the PMIC and the LDO operating VDD\_I/F is switched off, but the processor might not have been able to switch-off the indicator operation of the AS1170. Due to the implemented security mechanism the AS1170 detects a power off of VDD\_I/F and automatically enters shutdown.

#### 7.5.5 Current consumption in standby/shutdown mode

The AS1170 is designed to draw minimum current in standby and shutdown mode. There is a small difference in current consumption between these two operating modes (typ. 300 nA) only due to the internal level shifters (see the Schmitt trigger input buffers connected to SCL and SDA for shifting up the voltage on SCL/SDA (VDD\_I/F e.g. 1.8 V) to the supply voltage on  $V_{IN}$  (e.g. 3.7 V). If the AS1170 is driven with digital levels close to 0 V/ $V_{IN}$ , the current consumption for standby mode is identical to shutdown mode.



### 7.5.6 Operating mode and currents

The output currents and operating mode are selected according to the following table:

Table 6: Operating mode and current settings

#### Operating mode and currents

SCL and SDA	STROBE	mode_setting	out_on	Condition	Mode	LED_OUT1/2 output current	
SCL low for t <sub>TIMEOUT</sub> (1)	Х	Х	Х	If previous operating mode was indicator, assist light or flash mode	Shutdown all registers are reset to their default values	0	
	Х	10, 01 or 11	0		Standby	0	
	Х	01	1		Indicator mode or low current pwm mode <sup>(3)</sup>	LED current is defined by the 6LSB bits (bits 50) of led_current1 and led_current2 pwm modulated with 31.25 kHz defined by register inct_pwm (1/164/16)	
	Х	10				LED current is defined	
I2C commands are			1		Assist light mode	by the 7LSB <sup>(2)</sup> bits (60) of led_current1 and led_current2	
accepted	Х			strobe_on = 0	Flash mode; Flash duration		
	0->1	-		strobe_on = 1 and strobe_type = 0	defined by flash_timeout	LED current is defined by led_current1 and	
		11	1		Flash mode;	led_current2 - the current can be reduced during	
	1	1		strobe_on = 1 and strobe_type = 1	Flash duration defined by strobe input; timeout defined by flash_timeout	flash, see Flash current reductions below	

<sup>(1)</sup> SCL low for t<sub>TIMEOUT</sub> and operating mode is indicator, assist or flash mode then shutdown mode is entered.

<sup>(2)</sup> The MSB bit of this register not used to protect the LED; therefore the maximum assist light current = half the maximum flash current.

<sup>(3)</sup> The low current mode is a general purpose PWM mode to drive less current through the LED in average, but keep the actual pulsed current in a range where the light output from the LED is still specified. As only the 6 LSBs of led\_current1 and led\_current2 are used the maximum current is limited to 1/4 of the maximum flash current.



#### 7.5.7 Flash current reductions

#### Current reduction by V<sub>IN</sub> measurements in flash mode

Due to the high load of the flash driver and the ESR of the battery (especially critical at low temperatures), the voltage on the battery drops. If the voltage drops below the reset threshold of the system would reset. To prevent this condition the AS1170 monitors the battery voltage and keeps it above vin\_low\_v\_run as follows:

Before a flash is started the voltage on  $V_{IN}$  is measured. If the voltage is below the setting of vin\_low\_v the fault\_uvlo is set and the flash is disabled (driver stays in shutdown) if vin\_low\_v\_shutdown=1.

During flash, if the voltage on V<sub>IN</sub> drops below the threshold defined by vin\_low\_v\_run, the flash current is reduced (or ramping of the current is stopped during flash current startup) and fault\_uvlo is set. The timing for the reduction of the current is 8 µs/LSB current change.

During the flash pulse the actual used current can be readout by the register led\_current\_actual.

After the flash pulse the minimum current can be readout by the register led\_current\_min - this allows to adjust the camera sensitivity (gain or iso-settings) for the subsequent flash pulse (e.g. when using a pre-flash and a main flash pulse).



The internal circuit for low voltage current reductions are shown in Figure 20.

LDCDC VBAT VIN SW CVIN **ESR** VOUT Battery **C**VOUT **DCDC** Control vin\_low\_v\_run Circuit 3.0V .....V LED OUT1 80mV steps LED\_OUT2 Debounce& DAC Pulse gen. reduce current Count ISET -Down led current SDA actual Interface SCL led current min

Figure 20: Low voltage current reduction internal circuit

A mobile phone camera flash system can trigger a diagnostic flash and a main-flash:

The diagnostic flash is initiated by the processor. After this diagnostic flash, the determined maximum flash current can be read back through the I<sup>2</sup>C interface from register led\_current\_min and used for the setting for the main flash. Therefore the current in the mainflash is constant and additionally the camera system can use this current for picture quality adjustments.






Figure 21: Low voltage current reduction waveform with diagnostic-flash and main-flash phase

If the diagnostic flash should be short (e.g. 10 ms) it is recommended to operate this diagnostic flash at slightly higher vin\_low\_v\_run setting compared to the main flash.




Figure 22: Low voltage current reduction waveform with short diagnostic-flash and main-flash phase


The different settings for vin\_low\_v\_run allow a constant main flash current without dropping V<sub>IN</sub> below vin\_low\_v\_run.

#### 7.5.8 Load balancing

To improve the efficiency of the AS1170 for LEDs with unmatched forward voltage and reduce the internal power dissipation of the AS1170, set the bit load\_balance\_on=1. This bit can change the currents through the LEDs by up to ±15% (up to 115%/85% of set current between LED\_OUT1 to LED\_OUT2) to match the forward voltage of the LED better.



Figure 23: Load balancing



### 7.5.9 Flash strobe timings

The flash timing are defined as follows:

- Flash duration defined by register flash\_timeout and flash is started immediately when this
  mode is selected by the I<sup>2</sup>C command: set strobe\_on = 0, start the flash by setting
  out\_on = 1
- 2. Flash duration defined by register flash\_timeout and flash started with a rising edge on pin STROBE: set strobe\_on = 1 and strobe\_type = 0
- 3. Flash start and timing defined by the pin STROBE; the flash duration is limited by the timeout timer defined by flash\_timeout: set strobe\_on = 1 and strobe\_type = 1



Figure 24: AS1170 flash duration defined by flash\_timeout without using STROBE input





Figure 25: AS1170 flash duration defined by flash\_timeout, starting with STROBE rising edge




Interface strobe\_on= strobe\_type=1 out\_on=1

STROBE X don't care

TFLASH\_TIMEOUT not expired

Figure 26: AS1170 flash duration & STROBE defined start, limited by flash\_timeout; timer not expired

Figure 27: AS1170 flash duration and start defined by STROBE, flash\_timeout; timer expired



#### 7.5.10 I<sup>2</sup>C serial data bus

The AS1170 supports the I<sup>2</sup>C bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions must control the bus. The AS1170 operates as a slave on the I<sup>2</sup>C bus. Within the bus specifications a standard mode (100 kHz maximum clock rate) and a fast mode (400 kHz maximum clock rate) are defined. The AS1170 works in both modes. Connections to the bus are made through the open-drain I/O lines SDA and SCL.



The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

#### **Bus not busy**

Both data and clock lines remain HIGH.

#### Start data transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

#### Stop data transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

#### Data valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

#### Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




Figure 28: Data transfer on I<sup>2</sup>C serial bus

Depending upon the state of the R/W bit, two types of data transfer are possible:

#### 1. Data transfer from a master transmitter to a slave receiver:

The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first.

#### 2. Data transfer from a slave transmitter to a master receiver:

The master transmits the first byte (the slave address). The slave then returns an acknowledge bit, followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released. Data is transferred with the most significant bit (MSB) first.



The AS1170 can operate in the following two modes:

#### 1. Slave receiver mode (write mode):

Serial data and clock are received through SDA and SCL. After each byte is received an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit. The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit AS1170 address, which is 0x30 (or 0x32 if I²C address select pin is high), followed by the direction bit (R/W), which, for a write, is 0¹¹¹. After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. After the AS1170 acknowledges the slave address + write bit, the master transmits a register address to the AS1170. This sets the register pointer on the AS1170. The master may then transmit zero or more bytes of data, with the AS1170 acknowledging each byte received. The address pointer will increment after each data byte is transferred. The master generates a STOP condition to terminate the data write.

#### 2. Slave transmitter mode (read mode):

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the AS1170 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer. The slave address byte is the first byte received after the master generates a START condition. The slave address byte contains the 7-bit AS1170 address, which is 0x30 (or 0x32 if I²C address select pin is high), followed by the direction bit (R/W), which, for a read, is 1¹². After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. The AS1170 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The AS1170 must receive a "not acknowledge" to end a read.

 $<sup>^{11}</sup>$  The address for writing to the AS1170 is 60h = 01100000b; or 64h if address select pin is high = 01100010b

 $<sup>^{12}</sup>$  The address for reading from the AS1170 is 61h = 01100001b; or 65h if address select pin is high = 01100011b



Figure 29: Data write - slave receiver mode




Figure 30: Data read (from current pointer location) - slave transmitter mode





Figure 31: Data read (write pointer, then read) - slave receive and transmit





# 8 Register description

## 8.1 ChipID register

**Table 7: ChipID register** 

Addr: 0		ChipID register			
Bit	Bit name	Default	Access	Bit description	
2:0	version	4h	R	AS1170 chip version number.	
7:3	fixed_id	18h	R	This is a fixed identification (e.g. to verify the I <sup>2</sup> C communication).	

<sup>(1)</sup> This register has a fixed ID.

## 8.2 Current set LED1 register

**Table 8: Current set LED1 register** 

Addr: 1		Current set LED1 register				
Bit	Bit name	Default	Access	Bit description		
				Caution: Define the current on pin LED_OUT1 assist mode uses bits 6:0 of this current setting (max. half of full current setting) indicator or low current pwm mode uses only 5:0 of this current setting (max. 1/4 of full current setting).		
				Value	Description	
				0h	0 mA	
7:0	led_current1	9Ch	R/W	1h	3.5 mA	
				2h	7.1 mA	
				3Fh	222.4 mA (maximum current for indicator or low current pwm mode, mode_setting=01)	
				7Fh	448.2 mA (maximum current for assist light mode, mode_setting=10)	



Addr: 1		Current set LED1 register			
Bit	Bit name	Default Acces	s Bit des	Bit description	
			9Ch	551 mA - default setting	
			FEh	896.5 mA (996.1 mA <sup>(2)</sup> if current_boost=1)	
			FFh	900 mA (1000 mA <sup>(2)</sup> if current_boost=1)	

- (1) This register defines design versions.
- (2) Do not use current\_boost=1 for currents <= 900 mA.

## 8.3 Current set LED2 register

Table 9: Current set LED2 register

Addr: 2		Current set LED2 register				
Bit	Bit name	Default	Access	Bit description		
				Define the current on pin LED_OUT2 in flash mode assist mode uses bits 6:0 of this current setting (max. half of full current setting) indicator or low current pwm mode uses only 5:0 of this current setting (max. 1/4 of full current setting).		
				Value	Description	
				0h	0 mA	
				1h	3.5 mA	
				2h	7.1 mA	
7:0	led_current2	9Ch	R/W	3Fh	222.4 mA (maximum current for indicator or low current pwm mode, mode_setting=01)	
				7Fh	448.2 mA (maximum current for assist light mode, mode_setting=10)	
				9Ch	551 mA - default	
				FEh	896.5 mA (996.1 mA <sup>(2)</sup> if current_boost=1)	
				FFh	900 mA (1000 mA <sup>(2)</sup> if current_boost=1)	

<sup>(1)</sup> This register defines LED currents.



(2) Do not use current\_boost=1 for currents <= 900 mA

## 8.4 Low voltage register

Table 10: Low voltage register

Addr: 4		Low voltage register					
Bit	Bit name	Default	Access	Bit description			
				Voltage level on $V_{\text{IN}}$ where current reduction triggers during operation (see Current Reduction by $V_{\text{IN}}$ measurements in flash mode - only in flash mode; if $V_{\text{IN}}$ drops below this voltage during current ramp up, the current ramp up is stopped; during operation the current is decreased until the voltage on $V_{\text{IN}}$ rises above this threshold - fault_uvlo is set.			
				Value	Description		
				0h	Function is disabled		
2:0	vin_low_v_run	4h	R/W	1h	3.0 V		
				2h	3.07 V		
				3h	3.14 V		
				4h	3.22 V - default		
				5h	3.3 V		
				6h	3.38 V		
				7h	3.47 V		
	vin_low_v	5h	R/W	Voltage level on $V_{\text{IN}}$ where driver will change current before startup (only in flash mode) if before startup (out_on set from 0 to 1), the voltage on $V_{\text{IN}}$ is below vin_low_v, the current is changed to 0 = shutdown (vin_low_v_shutdown=1) and fault_uvlo is set.			
				Value	Description		
				0h	Function is disabled		
5:3				1h	3.0 V		
				2h	3.07 V		
				3h	3.14 V		
				4h	3.22 V		
				5h	3.3 V - default		
				6h	3.38 V		
				7h	3.47 V		



Addr: 4		Low voltage register				
Bit	Bit name	Default	Access	Bit desci	ription	
				Enables s	shutdown of current reduction under low voltage s.	
		0	R/W	Value	Description	
6	vin_low_v_shutdown			0	If before startup (out_on set from 0 to 1), the voltage on $V_{IN}$ is below vin_low_v, the current is changed to fault_uvlo is set.	
				1	If before startup (out_on set from 0 to 1), the voltage on $V_{\text{IN}}$ is below vin_low_v, the operating mode stays in shutdown (zero LED current) and fault_uvlo is set.	
		0		Enables	constant output voltage mode.	
7	const_v_mode		R/W	Value	Description	
				0	Normal operation defined by mode_setting.	

<sup>(1)</sup> This register defines the operating mode with low battery voltage.

## 8.5 Flash timer register

Table 11: Flash timer register

Addr: 5		Flash timer register					
Bit	Bit name	Default	Access	Bit desc	Bit description		
				Define t	he duration of the flash timer and timeout timer.		
				Value	Description		
				0h	1 ms		
		23h	R/W -	1h	2 ms		
				2h	3 ms		
7.0	fleeb time out (2)						
7:0	flash_timeout <sup>(2)</sup>			23h	36 ms - default		
				7F	128 ms		
				80	136 ms (now 8 ms LSB steps from here on) (3).		
				81	142 ms		
				82	150 ms		



Addr: 5 Flash timer regist		er			
Bit	Bit name	Default	Access	Bit description	
				FEh	1144 ms
				FFh	1152 ms

- (1) This register identifies the flash timer and timeout settings.
- (2) At maximum output current the flash duration should be limited to 120 ms (depending of VF of the LED, thermal design and ambient temperature) to avoid overheating of the AS1170.
- (3) Internal calculation for codes above 7Fh: flash timeout [ms] = (flash\_timeout-127) \* 8 + 256 [ms]



# 8.6 Control register

**Table 12: Control register** 

Addr	: 6	Control reg	gister			
Bit	Bit name	Default	Access	Bit des	cription	
				Define the AS1170 operating mode.		
				Value	Description	
				00	Shutdown.	
1:0	mode_setting	00	R/W	01	Indicator mode (or low current mode using PWM) LED current is defined by the 6LSB bits of led_current1 and led_current2 pwm modulated with 31.25 kHz defined by register inct_pwm (1/164/16).	
					Assist light mode	
				10	Led current is defined by the 7LSB <sup>(2)</sup> bits of led_current1 and led_current2.	
					Flash mode	
				11	Led current is defined by led_current1 and led_current2 (out_on and mode_setting are automatically cleared after a flash pulse).	
2	reserved	Х	R	Reserve	ed - don't use, always write 0.	
			R/W	Enables the output current sinks (pin LED_OUT1/2).		
				Value	Description	
3	out_on	0		0	Outputs disabled.	
				1	Outputs enabled (out_on and mode_setting are automatically cleared after a flash pulse).	
				Enables	the auto trigger of flash mode with strobe pin.	
				Value	Description	
				0	Single Flash / Strobe mode.	
4	auto_strobe	1	R/W	1	In strobe mode, there is no need after flash timeout, the mode_setting and out_on bits are not cleared. A new pulse on STROBE pin will retrigger the flash again. There is no need to rewrite the CONTROL register with I <sup>2</sup> C command.	

<sup>(1)</sup> This register identifies the operating mode and includes an all on/off bit.

<sup>(2)</sup> The MSB bit of this register not used to protect the LED; therefore the maximum assist light current = half the maximum flash current.



# 8.7 Strobe signaling register

Table 13: Strobe signaling register

Addr: 7 Strobe			Strobe signaling register				
Bit	Bit name	Default	Access	Bit des	cription		
				Defines if the STROBE input is edge or level sensitive; see also bit strobe_on.			
6	strobe_type	1	R/W	Value	Description		
				0	STROBE input is edge sensitive.		
				1	STROBE input is level sensitive.		
			5.11/	Enables	the STROBE input.		
7	atuah a au	4		Value	Description		
/	strobe_on	1	R/W	0	STROBE input disabled.		
				1	STROBE input enabled in flash mode.		

<sup>(1)</sup> This register defines the flash current reducing and mode for STROBE.

# 8.8 Fault register

Table 14: Fault register

Addr: 8		Fault register			
Bit	Bit name	Default	Access	Bit desc	cription
					rvoltage event has happened - see Current Reduction leasurements in Flash Mode.
0	fault_uvlo	0	R/sC <sup>(2)</sup>	Value	Description
				0	No
				1	Yes
1	reserved	0	R	Reserve	ed - don't use.
2	reserved	0	R	Reserve	d - don't use.
				See Flas	sh Timeout.
4	facilit time a scrit	0	D/2C(2)	Value	Description
4	fault_timeout	0	R/sC <sup>(2)</sup>	0	No fault.
				1	Flash timeout exceeded.
5	fault_overtemp	0	R/sC <sup>(2)</sup>	See Ove	ertemperature Protection.



Addr: 8		Fault register				
Bit	Bit name	Default	Access	Bit desc	cription	
				Value	Description	
				0	No fault.	
				1	Junction temperature limit has been exceeded.	
		0		See Sho	ort Circuit Protection.	
6	fault lad about		R/sC <sup>(2)</sup>	Value	Description	
О	fault_led_short			0	No fault.	
				1	A shorted LED is detected (pin LED_OUT1/2).	
				See Ove	ervoltage Protection.	
7	fault aun	0	R/sC <sup>(2)</sup>	Value	Description	
,	fault_ovp	0	R/SC\ <sup>2</sup> /	0	No fault.	
				1	An overvoltage condition is detected (pin VOUT).	

<sup>(1)</sup> This register identifies all the different fault conditions and provide information about the LED detection.

# 8.9 PWM and indicator register

Table 15: PWM and indicator register

Addr: 9 PWM and indicat			indicator reg	jister	
Bit	Bit name	Default	Access	Bit des	cription
					he AS1170 PWM with 31.25 kHz operation for r or low current mode (mode_setting=01).
			R/W	Value	Description
1:0	inct_pwm	00		00	1/16 duty cycle
				01	2/16 duty cycle
				10	3/16 duty cycle
				11	4/16 duty cycle
					equency switching between 4 MHz/1 MHz for nd flash modes for operation close to maximum idth.
2	freq_switch_on	0	R/W	Value	Description
				0	Pulseskip operation is allowed for all modes - results in better efficiency.

<sup>(2)</sup> R/sC = Read, self clear; after readout the register is automatically cleared.



Addr	: 9	PWM and i	indicator reg	jister	
Bit	Bit name	Default	Access	Bit des	cription
				1	In flash and assist light mode (indicator mode or low current mode using PWM always will use pulseskip) if led_current1>=40h and led_current2>=40h and current_boost=0, the DCDC is running at 4 MHz or 1 MHz (pulseskip is disabled) - results in improved noise performance.
	led_out1above2				e the voltage difference between LED_OUT1 _OUT2 during operation of the DCDC.
0		0	R	Value	Description
3				0	
				1	V(LED_OUT1) > V(LED_OUT2) + VLED_OUTCOMP_HYST
					e the voltage difference between LED_OUT1 _OUT2 during operation of the DCDC.
4	lad autOabayad	•	Б	Value	Description
4	led_out2above1	0	R	0	
				1	V(LED_OUT2) > V(LED_OUT1) + VLED_OUTCOMP_HYST
				to impro	the current sinks (up to +/-10% of set current) ove application efficiency for unmatched LED voltages - see Load Balancing.
5	load_balance_on	0	R/W	Value	Description
				0	Disabled.
				1	Enabled.

<sup>(1)</sup> This register defines the PWM mode (e.g. for indicator) and 4/1 MHz mode switching.



### 8.10 Minimum LED current register

**Table 16: Minimum LED current register** 

Addr: Eh		Minimum LED current register		
Bit	Bit name	Default	Access	Bit description
7:0	led_current_min (2)(3)(4)	00h	R	Minimum current through the current sink (only including all current reductions as described in Current Reduction by V <sub>IN</sub> measurements in Flash Mode.

- (1) This register reports the minimum LED current from the last operation cycle.
- (2) Only the current through LED\_OUT1 is reported.
- (3) As the internal change of this register is asynchronous to the readout, it is recommended to readout the register after the flash pulse. The register will store the minimum current through the LED after e.g. a previous flash. This current can be used for a subsequent flash pulse for a safe operating range.
- (4) This register is only set if an actual current reduction happens (fault\_uvlo=1) otherwise led\_current\_min=0.

### 8.11 Actual LED current register

**Table 17: Actual LED current register** 

Addr: Fh		Actual L	Actual LED current register			
Bit	Bit name	Default	Access	Bit description		
7:0	led_current_actual (2)(3)	00h	R	Actual set current through the current sink (including all current reductions as described in Flash Current Reductions including LED current ramp up/down).		

- (1) This register reports the actual set LED current.
- (2) Only the current through LED\_OUT1 is reported.
- (3) As the internal change of this register is asynchronous to the readout, it is recommended to readout the register twice and compare the results.



# 8.12 Password register

**Table 18: Password register** 

Addr: 8	Addr: 80h Password register			
Bit	Bit name	Default	Access	Bit description
7:0	password	NA	W	Write A1h into this register to enable access to register 81h.

<sup>(1)</sup> Password protection for register current boost.

## 8.13 Current boost register

**Table 19: Current boost register** 

Addr: 81h		Current bo	Current boost register				
Bit	Bit name	Default	Access	Bit description			
	current_boost (2)			Boost all LED currents by 11%.			
0		0	DAM	Value	Description		
0		0	R/W	0	All LED current are as described in the tables.		
				1	All LED current are increased by 11%.		

<sup>(1)</sup> Increase output current by 11%.

<sup>(2)</sup> Write A1h into register password (0x80) to enable access to this register (password unlocking is only valid for a single I<sup>2</sup>C access) - required on any read or write access to this register.



# 9 Register map

Table 20: Register map (1)

Register definition	Addr	Default	<b7></b7>	<b6></b6>	<b5></b5>	<b4></b4>	<b3></b3>	<b2></b2>	<b1></b1>	<b0></b0>
ChipID	0	Bxh			fixed_id				version	
Current set LED1	1	9Ch	led_currer	nt1						
Current set LED2	2	9Ch	led_currer	nt2						
Low voltage	4	2Ch	const_v _mode	vin_low_ v_shutd own		vin_low_v		vi	n_low_v_i	run
Flash timer	5	23h				flash_ti	meout			
Control	6	00h				auto_s trobe	out_on	reserved	mode_s	etting
Strobe signalling	7	C0h	strobe_o n	strobe_t ype						
Fault	8	00h	fault_ov p	fault_led _short	fault_ov ertemp	fault_ti meout	fault_t x mask	reserved	reserv ed	fault_uvl o
PWM and Indicator	9	00h			load_bal ance_on	led_ou t2abov e1	led_ou t1abov e2	freq_swi tch_on	inct_p wm	load_bal ance_on
Minimum LED current	Eh	00h				led_curre	ent_min			
Actual LED current	Fh	00h				led_curre	nt_actual			
Password register	80h	00h				passv	word			
Current boost	81h	00h								current_ boost

<sup>(1)</sup> Always write '0' to undefined register bits (e.g. to bits 4..7 of register 6).



# 10 Application information

### 10.1 External components

### 10.1.1 Input capacitor C<sub>VIN</sub>

Low ESR input capacitors reduce input switching noise and reduce the peak current drawn from the battery. Ceramic capacitors are required for input decoupling and should be located as close to the device as is practical.

Table 21: Recommended input capacitor

Part number	С	TC code	Rated voltage	Size	Manufacturer
GRM188R60J106ME47	10 μF >3 μF @ 4.5 V > 2 μF @ 5.25 V	X5R	6.3 V	0603	Murata
LMK107BBJ106MA	10 μF > 3 μF @ 4.5 V	X5R	6.3 V	0603	Taiyo Yuden

If a different input capacitor is chosen, ensure similar ESR value and at least 3  $\mu$ F capacitance at the maximum input supply voltage. Larger capacitor values (C) may be used without limitations.

Add a smaller capacitor in parallel to the input pin  $V_{IN}$  (e.g. Murata GRM155R61C104, >50 nF @ 3 V, 0402 size).

### 10.1.2 Output capacitor C<sub>VOUT</sub>

Low ESR capacitors should be used to minimize VOUT ripple. Multi-layer ceramic capacitors are recommended since they have extremely low ESR and are available in small footprints. The capacitor should be located as close to the device as is practical.

X5R dielectric material is recommended due to their ability to maintain capacitance over wide voltage and temperature range.



Table 22: Recommended output capacitor

Part number	С	TC code	Rated voltage	Size	Manufacturer
GRM219R61A116U	10 μF ±10% > 4.2 μF @ 5 V	X5R	10 V	0805	
GRM188R60J106ME84	10 μF ±20% > 4.2 μF @ 4 V	X5R	6.3 V	0603 (1.6x0.8x0.85 mm max. 0.95 mm height)	Murata

<sup>(1)</sup> Use only for  $V_{LED} < 3.75 \text{ V}$ .

If a different output capacitor is chosen, ensure similar ESR values and at least 4.2  $\mu$ F capacitance at 5 V output voltage.

### 10.1.3 Inductor LDCDC

The fast switching frequency (4 MHz) of the AS1170 allows for the use of small SMDs for the external inductor. The saturation current  $I_{SATURATION}$  should be chosen to be above the maximum value of  $I_{LIMIT}^{13}$ . The inductor should have very low DC resistance (DCR) to reduce the  $I^2R$  power losses - high DCR values will reduce efficiency.

Table 23: Recommended inductor

Part number	L	DCR	ISATURATION	Size	Manufacturer
C3-P1.5R	1.5 µH	58 mΩ	2.4 A @ 25°C, 2.0 A <sup>(1)</sup>	3x3x1.5 mm (height is max.)	Mitsumi
LQM32PN1R0MG0	1.0 μH > 0.6 μH @ 3.0 A	60 mΩ	3.0 A <sup>(2)</sup>	3.2x2.5x0.9 mm max 1.0 mm height	
LQM2HPN1R0MGC	1.0 μH > 0.6 μH @ 2.0 A	100 mΩ	1.5 A (2.0 A) <sup>(3)</sup>	2.5x2.0x0.9 mm max 1.00 mm height	Murata
CIG32W1R0MNE	1.0 μH > 0.7 μH @ 2.7 A > 0.6 μH @ 3.0 A	60 mΩ ±25%	3.0 A	3.2x2.5 mm max 1.0 mm height	Samsung Electro- Mechancs
NRH2412T1R0N	1.0 μH > 0.6 μH @ 2.5 A	77 mΩ	2.5 A <sup>(4)</sup>	2.4x2.4x1.2 mm (height is max.)	Toise Vuden
CKP3225N1R0M	1.0 μH > 0.6 μH @ 3.0 A	<60 mΩ	3.0 A	3.2x2.5x0.9 mm max 1.0 mm height	- Taiyo Yuden

<sup>&</sup>lt;sup>13</sup> Can be adjusted in I<sup>2</sup>C mode with register coil\_peak (see Page 24).



Part number	L	DCR	ISATURATION	Size	Manufacturer
MAMK2520T1R0M	1.0 μH > 0.6μH @ 2.75 A	45 mΩ	3.0 A <sup>(5)</sup>	2.5x2.0x1.2 mm height is max	
MDMK2020T1R0M	1.0 μH > 0.6 μH @ 2.75 A	56 mΩ	2.55 A <sup>(6)</sup>	2.0x2.0x1.2 mm height is max	_
MAKK2016T1R0M	1.0 μH > 0.6 μH @ 2.75 A	65 mΩ	2.0 A <sup>(7)</sup>	2.0x1.6x1.0 mm height is max	

- (1) Do not exceed maximum I<sub>SATURATION</sub> can be ensured by setting coil\_peak (will limit LED current).
- (2) Flash pattern: 200 ms / 3 A, 200 ms pause, 200 ms / 3 A, 2 s then repeat again (no limit on the number of total cycles)
  Alternative pattern with 1000 ms / 1.6 A, 200 ms pause, 200 ms / 3 A, 200 ms pause, 200 ms / 3 A, 2 s then repeat again. (no limit on the number of total cycles).
- (3) Set current limit to 2 A (coil\_peak=00b) will limit maximum output current. Flash cycle limit: 150 ms on, 500 ms off; repeat maximum 50 times.
- (4) Set current limit to 2.5 A (coil\_peak=01b) will limit maximum output current.
- (5) Set current limit to 3.0 A (coil\_peak=10b) can limit maximum output current.
- (6) Set current limit to 2.5 A (coil\_peak=01b) will limit maximum output current.
- (7) Set current limit to 2 A (coil\_peak=00b) will limit maximum output current.

If a different inductor is chosen, ensure similar DCR values and at least 0.6  $\mu$ H inductance at  $I_{LIMIT}$ .

### 10.2 PCB layout guideline

The high speed operation requires proper layout for optimum performance. Route the power traces first and try to minimize the area and wire length of the two high frequency/high current loops:

Loop1: C<sub>VIN</sub>/C<sub>VIN2</sub> - L<sub>DCDC</sub> - pin SW1/2 - pin GND - C<sub>VIN</sub>/C<sub>VIN2</sub>

Loop2: C<sub>VIN</sub>/C<sub>VIN2</sub> - L<sub>DCDC</sub> - pin SW1/2 - pin VOUT1/2 - C<sub>VOUT</sub> - pin GND - C<sub>VIN</sub>/C<sub>VIN2</sub>

At the pin GND a single via (or more vias, which are closely combined) connects to the common ground plane. This via(s) will isolate the DCDC high frequency currents from the common ground (as most high frequency current will flow between Loop1 and Loop2 and will not pass the ground plane.

**VBAT** Use-common-ground-planeconnected-to-GND **GND** Keep·this·area·on·top-plane·as·an· 'island' · - · don't · connect · to · ground · on·top-plane LDCDC Inner-Layer LED\_OUT1 Ground-Plane LED OUT2 VIA-to-the-ground-plane Cvin2 Control·lines·-route·as·required· byapplication

Figure 32: Layout recommendation

(1) If component placement rules allow, move all components close to the AS1170 to reduce the area and length of Loop1 and Loop2.

An additional 100 nF (e.g. Murata GRM155R61C104, > 50 nF @ 3 V, 0402 size) capacitor  $C_{VIN2}$  in parallel to  $C_{VIN}$  is recommended to filter high frequency noise for the power supply of AS1170. This capacitor should be as close as possible to the GND/V<sub>IN</sub> pins of AS1170.

### 10.3 5 V operating mode

The AS1170 can be used to power a 5 V system (e.g. audio amplifier). The operating mode is selected by setting register bit const\_v\_mode=1. In this operating mode, the current sinks are disabled and cannot be switched on.




### Information:

 There is always a diode between V<sub>IN</sub> and VOUT1/2 due to the internal circuit. Therefore VOUT1/2 cannot be completely switched off.




Figure 33: 5V operating mode



# 11 Package drawings and markings

Figure 34: WL-CSP13 marking



(1) Line 1: ams logo Line 2: AS1170

Line 3: <Code> Encoded Datecode (4 characters)



Top View (through) **Bottom View (Ball Side)** Side View 360 240 +/-10 +/-20 257.5 250 250 250 250 257.5 Indicator - μm 툂 2250+/-20µm 433 를 433 를 433 1515 +/-20µm 1515 +/-20μm 600 +/-30μm

Figure 35: WL-CSP13 package dimensions

- (1) All dimensions are in  $\mu m$ .
- (2) The co-planarity of the balls is 40  $\mu m$ .



# 12 Revision information

Document status	Product status	Definition
Product Preview	Pre-development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams-OSRAM AG standard warranty as given in the General Terms of Trade

#### Other definitions

Draft / Preliminary:

The draft / preliminary status of a document indicates that the content is still under internal review and subject to change without notice. ams-OSRAM AG does not give any warranties as to the accuracy or completeness of information included in a draft / preliminary version of a document and shall have no liability for the consequences of use of such information.

#### Short datasheet:

A short datasheet is intended for quick reference only, it is an extract from a full datasheet with the same product number(s) and title. For detailed and full information always see the relevant full datasheet. In case of any inconsistency or conflict with the short datasheet, the full datasheet shall prevail.

### Changes from previous version to current revision v1-00

**Page** 

### Initial production version

- Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- Correction of typographical errors is not explicitly mentioned.



# 13 Legal information

### Copyright & disclaimer

Copyright ams-OSRAM AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams-OSRAM AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams-OSRAM AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams-OSRAM AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams-OSRAM AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams-OSRAM AG for each application. This product is provided by ams-OSRAM AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams-OSRAM AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams-OSRAM AG rendering of technical or other services.

#### Product and functional safety devices/applications or medical devices/applications:

ams-OSRAM AG components are not developed, constructed or tested for the application as safety relevant component or for the application in medical devices. ams-OSRAM AG products are not qualified at module and system level for such application.

In case buyer – or customer supplied by buyer – considers using ams-OSRAM AG components in product safety devices/applications or medical devices/applications, buyer and/or customer has to inform the local sales partner of ams-OSRAM AG immediately and ams-OSRAM AG and buyer and/or customer will analyze and coordinate the customer-specific request between ams-OSRAM AG and buyer and/or customer.

#### ams OSRAM semiconductor RoHS compliance statement

**RoHS compliant:** The term RoHS compliant means that ams-OSRAM AG semiconductor products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment EU 2015/863), including the requirement that lead not exceed 0.1% by weight in homogeneous materials.

Important information: The information provided in this statement represents ams-OSRAM AG knowledge and belief as of the date that it is provided. ams-OSRAM AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams-OSRAM AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams-OSRAM AG and ams-OSRAM AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Headquarters Please visit our website at ams-osram.com

ams-OSRAM AG For information about our products go to Products

Tobelbader Strasse 30 For technical support use our Technical Support Form

8141 Premstaetten For feedback about this document use Document Feedback

Austria, Europe For sales offices and branches go to Sales Offices / Branches

Tel: +43 (0) 3136 500 0 For distributors and sales representatives go to Channel Partners