## ADE9103/ADE9112/ADE9113

Isolated, Sigma-Delta ADCs with SPI

## FEATURES

- 2 (ADE9112) or 3 (ADE9113) channel isolated, simultaneously sampling $\Sigma-\triangle \mathrm{ADCs}$, with integrated isoPower, isolated dc-to-dc converters
- 3 (ADE9103) channel nonisolated, simultaneously sampling $\Sigma-\Delta$ ADCs
- Synchronization of multiple ADE9103/ADE9112/ADE9113 devices
- 4-wire SPI with bidirectional CRC and daisy-chain functionality
- Unique SPI readable part ID registers
- Up to 4 ADE9103/ADE9112/ADE9113 devices clocked from a single crystal or an external clock
- $\overline{\mathrm{RQ}}$ hardware pin and registers for fault detection and robustness
- Sample rate up to 32 kSPS
- SNR up to 95 dB
- $\pm 31.25 \mathrm{mV}$ peak analog input voltage range for current channel
- $\pm 500 \mathrm{mV}$ peak single-ended analog input voltage range for voltage channels
- Internal voltage reference temperature coefficient: $<13 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typical
- ADC offset drift: <2 nV/ ${ }^{\circ} \mathrm{C}$ typical
- Ideal for both AC and DC measurement systems
- Single 3.3 V supply for isolated and nonisolated measurements
- Compact 28-lead, wide-body with finer pitch SOIC package with 8.3 mm creepage
- Temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Passes CISPR 32 Class B RF Emissions
- ADE9112 and ADE9113 safety and regulatory approvals
- IEC 60747-17 certificate of conformity expected
- 5000 V RMS for 1 minute per UL 1577 expected
- IEC 61010-1 and IEC 62368-1 expected


## APPLICATIONS

- Shunt-based polyphase meters
- Electric vehicle supply equipment
- DC meters
- Power quality monitoring
- Solar inverters
- Process monitoring
- Protective devices
- Isolated sensor interfaces


## GENERAL DESCRIPTION

The ADE9103/ADE9112/ADE9113are precision simultaneously sampling $\Sigma-\Delta$ analog-to-digital converters (ADCs) for both DC and polyphase shunt-based energy metering applications. The ADE9113 ${ }^{1}$ integrates safety certified signal and power galvanic isolation with three simultaneously sampling fully differential 24-bit $\Sigma-\triangle$ ADC channels. The ADE9112 features two fully differential $\Sigma-\Delta$ ADC channels for isolated applications where only a single voltage channel is required. The ADE9103 is a nonisolated, 3 -channel $\Sigma-\Delta$ ADC for use in applications where isolation is not required, such as for neutral measurement. The ADE9103/ADE9112/ADE9113 all include a high-gain, current channel best suited for use with a shunt resistor as the current sensor. Multiple ADE9103/ADE9112/ ADE9113 devices can be synchronized to sample simultaneously and provide coherent outputs.

The current channel ADC provides an 86 dBFS signal-to-noise ratio (SNR), at a sample rate of 4 kSPS , over a 1.65 kHz signal bandwidth and a typical gain drift of $13 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, which enables down to Class 0.2 accuracy. The voltage ADCs provide an SNR of 91 dBFS over the same sample rate and bandwidth. The high gain on the current channel (IP and IM) aids the use of lower resistance shunts for reduced losses due to heat. The low offset drift of 2 $\mathrm{nV} /{ }^{\circ} \mathrm{C}$ offers the performance required for DC metering.
The ADE9103/ADE9112/ADE9113 delivers system cost savings and increased robustness. The main ADE9103/ADE9112/ADE9113 can drive clocks of up to three additional ADE9103/ADE9112/ ADE9113 with a single crystal. The bidirectional, serial port interface (SPI) supports a daisy-chain capability, allowing access to all registers while reducing the required microcontroller pin count. The 28-lead SOIC_W_FP allows more compact layouts. Valid data transfers are ensured with bidirectional, cyclic redundancy check (CRC) and $\overline{R Q}$ pin alerts the system of critical faults. The ADE9112 and ADE9113 pass CISPR 32 Class $B$ emissions on a 2-layer printed circuit board (PCB) with the addition of a high voltage capacitor and on a 4 -layer PCB with an internal stitching capacitor.

Table 1. ADE9103/ADE9112/ADE9113 Product Comparison

|  | 24-Bit Current <br> Measurement | 24-Bit Voltage <br> Measurement | Integrated Safety <br> Channel | Isolation |
| :--- | :--- | :--- | :--- | :--- |

1 Protected by U.S. Patents $5,952,849 ; 6,873,065 ; 7,075,329 ; 6,262,600 ; 7,489,526 ; 7,558,080 ; 8,892,933 ;$ and $11,533,027$. Other patents are pending.
Rev. 0

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Typical Applications Circuit ..... 3
Functional Block Diagrams ..... 4
Specifications ..... 5
Timing Characteristics ..... 9
Insulation Characteristics ..... 10
Regulatory Approvals ..... 11
Absolute Maximum Ratings ..... 12
Thermal Resistance ..... 12
Electrostatic Discharge (ESD) Ratings ..... 12
ESD Caution. ..... 12
Pin Configurations and Function Descriptions. ..... 13
Typical Performance Characteristics ..... 17
Test Circuit. ..... 20
Terminology ..... 21
Theory of Operation ..... 23
Analog Inputs ..... 23
Analog-to-Digital Conversion ..... 23
Reference Voltage ..... 24
Protecting the Integrity of Configuration
Registers ..... 25
CRC of Configuration Registers ..... 25
REVISION HISTORY
11/2023—Revision 0: Initial Version
Status Registers ..... 25
Interrupts ..... 25
Applications Information ..... 26
Polyphase Energy Meters. ..... 26
DC Metering ..... 27
Magnetic Field Immunity of Isolation. ..... 28
Clock ..... 29
Power-Up and Initialization Procedures ..... 30
SPI Compatible ..... 33
Synchronizing Multiple ADE9103/ADE9112/ ADE9113 Devices ..... 37
Power Management. ..... 39
DC-to-DC Converter. ..... 39
Software Reset ..... 40
Hardware Reset ..... 40
Power-Down Mode ..... 40
Layout Guidelines ..... 41
ADE9113 Evaluation Board ..... 41
Hardware Identifiers ..... 41
Register Summary. ..... 42
Register Details ..... 44
Outline Dimensions ..... 50
Ordering Guide ..... 50
Evaluation Boards ..... 50

## TYPICAL APPLICATIONS CIRCUIT



Figure 1. Typical Applications Circuit with isolation between Phase A, Phase B, Phase C and MCU Domains

## FUNCTIONAL BLOCK DIAGRAMS



Figure 2. ADE9103 Functional Block Diagram


Figure 3. ADE9112 Functional Block Diagram


Figure 4. ADE9113 Functional Block Diagram

## SPECIFICATIONS

VDD $=3.3 \mathrm{~V} \pm 10 \%, A G N D=0 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}$, on-chip reference, $\mathrm{XTALIN}=16.384 \mathrm{MHz}, \mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (typical), unless otherwise noted.
Table 2. Specifications


## SPECIFICATIONS

Table 2. Specifications (Continued)

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V1P and V1M |  |  |  |  |  |
| ADE9112/ADE9113 |  | 87 | 212 | $n \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |  |
| ADE9103 |  | 100 | 268 | $n V /{ }^{\circ} \mathrm{C}$ |  |
| V2P and V2M |  |  |  |  |  |
| ADE9112/ADE9113 |  | 115 | 245 | $n \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |  |
| ADE9103 |  | 121 | 290 | $n \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |  |
| Gain Error |  |  |  |  |  |
| Gain Drift (Gain Amplifier, ADC, and Internal Voltage Reference) |  |  |  |  | See Gain Drift over Temperature section |
| IP, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |
| ADE9112/ADE9113 |  | 12 | 24 | ppm $/{ }^{\circ} \mathrm{C}$ |  |
| ADE9103 |  | 15 | 31 | ppm $/{ }^{\circ} \mathrm{C}$ |  |
| V1P and V2P, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |
| ADE9112/ADE9113 |  | 13 | 24 | ppm $/{ }^{\circ} \mathrm{C}$ |  |
| ADE9103 |  | 15 | 30 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
| POWER SUPPLY REJECTION (PSR)/COMMON-MODE REJECTION RATIO (CMRR) |  |  |  |  | See the Power Supply Rejection (PSR) section |
| AC PSR |  |  |  |  | $\begin{aligned} & \text { VDD }=3.3 \mathrm{~V}+120 \mathrm{mV} \text { RMS }(100 \mathrm{~Hz}), \mathrm{IP}=\mathrm{V} 1 \mathrm{P}=\mathrm{V} 2 \mathrm{P}= \\ & \text { AGND } \end{aligned}$ |
| IP and IM |  | -120 |  | dB |  |
| V1P, V1M, V2P, and V2M |  | -105 |  | dB |  |
| DC PSR |  |  |  |  | $\begin{aligned} & \mathrm{VDD}=3.3 \mathrm{~V} \pm 330 \mathrm{mV} \text { DC, } \mathrm{IP}=3.125 \mathrm{mV} \text { peak, } \mathrm{V} 1 \mathrm{P}= \\ & \mathrm{V} 2 \mathrm{P}=100 \mathrm{mV} \text { peak } \end{aligned}$ |
| IP and IM |  | -120 |  | dB |  |
| V1P, V1M, V2P, and V2M |  | -105 |  | dB |  |
| AC CMRR |  |  |  |  | At 50 Hz and 60 Hz |
| 1 P and IM |  | -114 |  | dB |  |
| V1P, V1M, V2P, and V2M |  | -111 |  | dB |  |
| Pass-Band Flatness ( -0.1 dB ) |  |  |  |  |  |
| 32 kSPS Output |  | 1.5 |  | kHz |  |
|  |  | 2.86 |  | kHz | Compensation enabled, LPF_BW = 0 |
|  |  | 2.43 |  | kHz | Compensation enabled, LPF_BW = 1 |
| 8 kSPS Output |  | 1.5 |  | kHz |  |
|  |  | 2.87 |  | kHz | Compensation enabled, LPF_BW = 0 |
|  |  | 2.44 |  | kHz | Compensation enabled, LPF_BW = 1 |
| 4 kSPS Output |  | 0.77 |  | kHz |  |
| 2 kSPS Output |  | 0.38 |  | kHz |  |
| 1 kSPS Output |  | 0.20 |  | kHz |  |
| Output Bandwidth (-3 dB) |  |  |  |  | DATAPATH_CONFIG $=000$ has no LPF and, therefore, bandwidth is not specified |
| 32 kSPS and 8 kSPS |  | 3.3 |  | kHz | LPF_BW $=0$ |
|  |  | 2.7 |  | kHz | LPF_BW $=1$ |
| 4 kSPS |  | 1.65 |  | kHz | LPF_BW $=0$ |
|  |  | 1.35 |  | kHz | LPF_BW $=1$ |
| 2 kSPS |  | 0.825 |  | kHz | LPF_BW $=0$ |
|  |  | 0.675 |  | kHz | LPF_BW $=1$ |
| 1 kSPS |  | 0.413 |  | kHz | LPF_BW $=0$ |
|  |  | 0.338 |  | kHz | LPF_BW $=1$ |

## SPECIFICATIONS

Table 2. Specifications (Continued)


## SPECIFICATIONS

Table 2. Specifications (Continued)

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transconductance ( $\mathrm{g}_{\mathrm{m}}$ ) CLKOUT Delay | 6 | 10 | 15 | $\mathrm{mA} / \mathrm{V}$ <br> ns |  |
| LOGIC INPUTS-MOSI, SCLK, and $\overline{\mathrm{CS}}$ <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ <br> Input Low Voltage, $\mathrm{V}_{\text {INL }}$ <br> Input Current, $\mathbb{I}_{\mathbb{N}}$ <br> Input Capacitance, $\mathrm{C}_{\mathbb{1}}$ | 2.0 |  | $\begin{aligned} & 0.8 \\ & 8.5 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |  |
| LOGIC OUTPUTS-CLKOUT/DREADY AND MISO <br> Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ <br> Output Low Voltage, $\mathrm{V}_{\mathrm{OL}}$ | 2.4 |  | 0.4 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ | Source current (lsOURCE) $=3.5 \mathrm{~mA}$ <br> Sink current $\left(I_{\text {IINK }}\right)=3.5 \mathrm{~mA}$ |

1 For the ADE9103 only.
${ }^{2}$ For the ADE9112/ADE9113 only.
${ }^{3}$ V1 refers to V1 voltage channel (V1P and V1M pins), V2 refers to V2 voltage channel (V2P and V2M pins), and I refers to current channel (IP and IM pins).

## SPECIFICATIONS

## TIMING CHARACTERISTICS

$\mathrm{VDD}=3.3 \mathrm{~V} \pm 10 \%, A G N D=0 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}$, on-chip reference, $\mathrm{XTALIN}=16.384 \mathrm{MHz}$, and $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3. SPI Interface Timing Parameters

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\overline{C S}}$ to SCLK Positive Edge | $\mathrm{t}_{\text {s }}$ | 10 |  | ns |
| SCLK Frequency ${ }^{1}$ | $\mathrm{f}_{\text {SCLK }}$ | 40 | 20,000 | kHz |
| SCLK Low Pulse Width | $\mathrm{t}_{\text {SL }}$ | 20 |  | ns |
| SCLK High Pulse Width | $\mathrm{t}_{\text {SH }}$ | 20 |  | ns |
| Data Output Valid After $\overline{C S}$ Edge | $t_{\text {DAVFB }}$ |  | 20 | ns |
| Subsequent Data Output Valid After SCLK Edge | $t_{\text {DAVS }}$ |  | 20 | ns |
| Data Input Setup Time Before SCLK Edge | $\mathrm{t}_{\text {DSU }}$ | 10 |  | ns |
| Data Input Hold Time After SCLK Edge | tDHD | 10 |  | ns |
| Data Output Fall Time | $\mathrm{t}_{\mathrm{DF}}$ |  | 10 | ns |
| Data Output Rise Time | $t_{\text {DR }}$ |  | 10 | ns |
| SCLK Rise Time | $\mathrm{t}_{\text {SR }}$ |  | 5 | ns |
| SCLK Fall Time | $\mathrm{t}_{\mathrm{SF}}$ |  | 5 | ns |
| MISO Disable After $\overline{C S}$ Rising Edge | $\mathrm{t}_{\text {DIS }}$ |  | 20 | ns |
| $\overline{\text { CS }}$ High After SCLK Edge | $\mathrm{t}_{\text {SFS }}$ |  | 10 | ns |
| $\overline{\text { CS }}$ High Time Between SPI Transactions | $\mathrm{t}_{\mathrm{CH}}$ |  |  |  |
| Nonisolated (NONISO) Side |  | 400 |  | ns |
| Isolated (ISO) Side |  | 10,000 |  | ns |

${ }^{1}$ Minimum and maximum specifications are guaranteed by design.

## Timing Diagrams



Figure 5. SPI Timing


Figure 6. Load Circuit for Timing Specifications

## SPECIFICATIONS

## INSULATION CHARACTERISTICS

The ADE9112 and ADE9113 are suitable for reinforced electrical insulation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits.

Table 4. ADE9112 and ADE9113 Isolation Characteristics

| Parameter | Symbol | Conditions | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CLASSIFICATIONS <br> Overvoltage Category per IEC 60664-1 <br> Climatic Classification <br> Pollution Degree |  | For Rated Mains Voltage $\leq 150 \mathrm{~V}_{\text {RMS }}$ For Rated Mains Voltage $\leq 300$ V RMs For Rated Mains Voltage $\leq 424 \mathrm{~V}_{\text {RMS }}$ <br> Per DIN VDE 0110, Table 1 | Ito IV <br> I to IV <br> I to \|II <br> 40/125/21 <br> 2 |  |
| IEC 60747-17 HIGH VOLTAGE RATINGS <br> Maximum Working Isolation Voltage Maximum Repetitive Isolation Voltage Maximum Transient Isolation Voltage Maximum Withstanding Isolation Voltage Maximum Surge Isolation Voltage, Reinforced Maximum Impulse Voltage Input to Output Test Voltage Apparent Charge | VIOWm <br> VIORM <br> $V_{\text {IOTM }}$ <br> $V_{\text {ISO }}$ <br> $V_{\text {IOSM }}$ <br> $V_{\text {IMP }}$ <br> $V_{P R}$ <br> $\mathrm{q}_{\mathrm{pd}}$ | Continuous RMS voltage <br> Repetitive peak voltage <br> Nonrepetitive transient voltages <br> Maximum isolation withstanding AC RMS voltage for one minute <br> Tested in oil, $1.2 \mu \mathrm{~s} / 50 \mu \mathrm{~s}$ waveform per IEC $61000-4-5, \mathrm{~V}_{\text {TEST }}=1.3$ <br> $\times V_{\text {IOSM }}=10,400 V_{\text {PEAK }}$ <br> Tested in air, $1.2 \mu \mathrm{~s} / 50 \mu \mathrm{~s}$ waveform per IEC 61000-4-5 <br> Test method $B 1, V_{P R}=1.875 \times V_{\text {IORM }}, t=1 \mathrm{sec}$ | $\begin{array}{\|l} 424 \\ 600 \\ 7071 \\ 5000 \\ 8000 \\ \\ 7071 \\ 1125 \\ 5 \end{array}$ | $\begin{aligned} & V_{\text {RMS }} \\ & V_{\text {PEAK }} \\ & V_{\text {PEAK }} \\ & V_{\text {RMS }} \\ & V_{\text {PEAK }} \\ & \\ & V_{\text {PEAK }} \\ & V_{\text {PEAK }} \\ & p \end{aligned}$ |
| PACKAGE CHARACTERISITICS <br> External Clearance <br> External Creepage <br> Internal Clearance <br> Comparative Tracking Index <br> Material Group <br> Resistance (Input to Output) ${ }^{1}$ <br> Capacitance (Input to Output) ${ }^{1}$ | $\begin{aligned} & \mathrm{CLR} \\ & \mathrm{CPG} \\ & \mathrm{DTI} \\ & \mathrm{CTI} \\ & \\ & \mathrm{R}_{10} \\ & \mathrm{R}_{10} \mathrm{~S} \\ & \mathrm{C}_{10} \end{aligned}$ | Measured from input terminals to output terminals, shortest distance through air <br> Measured from input terminals to output terminals, shortest distance along body <br> Distance through thin film insulation $\begin{aligned} & V_{10}=500 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{10}=500 \mathrm{~V}, T_{A}=T_{S} \\ & \mathrm{f}_{\text {TEST }}=1 \mathrm{MHz} \end{aligned}$ | $\begin{array}{\|l} 8.3 \\ 8.3 \\ 21.5 \\ >400 \\ \\| \\ 10^{12} \\ 10^{9} \\ 1.3 \end{array}$ | $\begin{aligned} & \mathrm{mm} \\ & \mathrm{~mm} \\ & \mu \mathrm{~m} \\ & \mathrm{~V} \\ & \Omega \\ & \Omega \\ & \Omega \\ & \mathrm{pF} \end{aligned}$ |
| SAFETY LIMITING VALUES <br> Maximum Ambient Safety Temperature Maximum Input Power Dissipation | $\begin{aligned} & \mathrm{T}_{\mathrm{S}} \\ & \mathrm{P}_{\mathrm{S}} \end{aligned}$ | Total Power Dissipation at $25^{\circ} \mathrm{C}$ | $\begin{array}{\|l\|} 150 \\ 1.90 \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & \mathrm{~W} \end{aligned}$ |

1 Device is measured as a 2-terminal device.


Figure 7. Thermal Derating Curve, Dependence of Safety Limiting Values, per IEC 60747-17

## SPECIFICATIONS

## REGULATORY APPROVALS

The ADE9112 and ADE9113 are approved by the organizations listed in Table 5. Cerififications available on the Safety and Regulatory Certification for Digital Isolation web page.
Refer to Table 5 for more information about the recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 5. ADE9112 and ADE9113 Regulatory Approvals

| Regulatory Agency | Standard Certification/Approval | File |
| :--- | :--- | :--- |
| VDE | Certified according to DIN EN IEC 60747-17 (VDE 0884-17):2021-10 and EN IEC 60747-17:2020+AC:2021 |  |
|  | Reinforced insulation, see Table 4 for characteristics | (Pending) |
| UL | Recognized under the UL1577 Component Recognition Program <br> Single protection, 5000 V RMS isolation voltage |  |
| CSA | Approved under CSA component acceptance | (Pending) |
|  | CSA 62368-1-19, EN 62368-1:2020, and IEC 62368-1:2018 third edition: | Basic insulation at 830 V RMS |
|  | Reinforced insulation at 415 V RMS |  |
|  | CSA 61010-1-12 + A1 and IEC 61010-1 third edition + A1: | Basic insulation at 600 V RMS mains |
|  | Reinforced insulation at 300 V RMS mains | (Pending) |
|  |  |  |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6. ADE9103 Absolute Maximum Ratings

| Parameter | Rating |
| :---: | :---: |
| VDD to DGND | -0.3 V to +3.7 V |
| Analog Input Voltage |  |
| IP and IM to DGND | -1.4 V to +1.4 V |
| V1P and V1M, to DGND | -2.0 V to +2.0 V |
| V2P and V2M to DGND | -1 V to +1 V |
| Digital Input Voltage to DGND |  |
| MISO, SCLK, CS, RESET, and XTALIN to DGND | -0.3 V to VDD +0.3 V |
| Digital Output Voltage to DGND |  |
| $\overline{\mathrm{RQ}}, \mathrm{ZX}, \mathrm{CLKOUT}, \mathrm{MOSI}, \mathrm{SCLK}$, and XTALOUT to DGND | -0.3 V to VDD +0.3 V |
| Temperature |  |
| Operating | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead (Soldering, 10 sec$)^{1}$ | $260^{\circ} \mathrm{C}$ |
| Moisture Sensitivity Level | MSL3 |

${ }^{1}$ Analog Devices recommends that reflow profiles used in soldering RoHS-compliant devices conform to J-STD-020D. 1 from JEDEC. Refer to JEDEC for the latest revision of this standard.

Table 7. ADE9112/ADE9113 Absolute Maximum Ratings

| Parameter | Rating |
| :---: | :---: |
| VDD to DGND and AVDD to AGND | -0.3 V to +3.7 V |
| Analog Input Voltage |  |
| IP and IM to AGND | -1.4 V to +1.4 V |
| V1P and V1M to AGND | -2.0 V to +2.0 V |
| V2P and V2M to AGND | -1 V to +1 V |
| Digital Input Voltage to DGND |  |
| MISO, SCLK, CS, RESET, and XTALIN to DGND | -0.3 V to VDD +0.3 V |
| Digital Output Voltage to DGND |  |
| $\overline{\mathrm{RQ}}, \mathrm{ZX}, \mathrm{CLKOUT}, \mathrm{MOSI}$, SCLK, and XTALOUT to DGND | -0.3 V to VDD +0.3 V |
| Common-Mode Transients ${ }^{1}$ | $-150 \mathrm{kV} / \mathrm{\mu s}$ to $+150 \mathrm{kV} / \mu \mathrm{s}$ |
| Temperature |  |
| Operating Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead (Soldering, 10 sec$)^{2}$ | $260^{\circ} \mathrm{C}$ |
| Moisture Sensitivity Level | MSL3 |

${ }^{1}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.
2 Analog Devices recommends that reflow profiles used in soldering RoHS-compliant devices conform to J-STD-020D. 1 from JEDEC. Refer to JEDEC for the latest revision of this standard.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JA}}$ is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure, and $\theta_{\mathrm{jc}}$ is the junction-to-case thermal resistance.

Table 8. Thermal Resistance

| Package Type | $\theta_{\text {JA }}$ | $\theta_{\text {JC }}$ | Unit |
| :--- | :--- | :--- | :--- |
| RN-28-1 | 65.69 | 36.19 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.
Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.
Charged device model (CDM) per ANSI/ESDAJJEDEC JS-002.

## ESD Ratings for ADE9103

Table 9. ADE9103, 28-Lead SOIC_W_FP

| ESD Model | Withstand Threshold (V) | Class |
| :--- | :--- | :--- |
| HBM | $\pm 4000$ | 3 A |
| CDM | $\pm 1250$ | C3 |

## ESD Ratings for ADE9112 and ADE9113

Table 10. ADE9112 and ADE9113, 28-Lead SOIC_W_FP

| ESD Model $^{1}$ | Withstand Threshold (V) | Class |
| :--- | :--- | :--- |
| HBM | $\pm 4000$ | 3 A |
| CDM | $\pm 1250$ | C3 |

1 With respect to local VDD and AGND, and $\operatorname{DGND}$ and $G N D_{\text {ISO }}$ pins.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. Charged devi- <br> ces and circuit boards can discharge without detection. Although <br> this product features patented or proprietary protection circuitry, <br> damage may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to avoid <br> performance degradation or loss of functionality. |
| :---: | :---: |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 8. ADE9103 Pin Configuration

Table 11. ADE9103 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1,3 | NC | No Connect. Pin 1 and Pin 3 are connected together internally. These NC pins have no internal connection. |
| 2 | NIC | Not Connected Internally. The NIC pin has no internal connection. |
| 4, 24 | VDD | Primary Supply Voltage. The VDD pins provide the supply voltage for the ADE9103. Maintain the supply voltage at $3.3 \mathrm{~V} \pm$ $10 \%$ for the specified operation. Decouple the VDD pins to the closest DGND pin with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a ceramic 100 nF capacitor. |
| 5, 11, 18, 25 | DGND | Ground Reference. |
| 6 | ALDOOUT | 1.8 V Output of Analog LDO Regulator. Decouple the ALDOOUT pin with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a ceramic 100 nF capacitor to DGND, Pin 5 . Do not connect the external load circuitry to the ALDOOUT pin. |
| 7 | V2P | Positive Analog Input for the V2 Voltage Channel. V2P and V2M are differential voltage inputs with a maximum single-ended signal level of $\pm 500 \mathrm{mV}$ with respect to the VxM pins for specified operation. Use the V2P and V1P pins with the related input circuitry, as shown in Figure 27. If the V 2 voltage channel is not used, connect the V 2 P pin to the V 2 M pin. |
| 8 | V2M | Negative Analog Input for the V2 Voltage Channel. |
| 9 | V1P | Positive Analog Inputs for the V1 Voltage Channel. The voltage channels are used with the voltage transducers. V1P and V1M are differential voltage inputs with a maximum single-ended signal level of $\pm 500 \mathrm{mV}$ with respect to the VxM pins for specified operation. Use the V1P and V2P pins with the related input circuitry, as shown in Figure 27. If the V1 voltage channel is not used, connect the V1P pin to the V1M pin. |
| 10 | V1M | Negative Analog Input for the V1 Voltage Channel. |
| 12 | REFOUT | Voltage Reference Output. The REFOUT pin provides access to the on-chip voltage reference. The on-chip reference has a nominal value of 1.25 V . Decouple the REFOUT pin to DGND, Pin 11 , with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a ceramic 100 nF capacitor. Do not connect the external load circuitry to the REFOUT pin. |
| 13 | IM | Negative Analog Input for the Current Channel. The current channel is used with shunts. IM and IP are pseudo differential voltage inputs with a maximum differential level of $\pm 31.25 \mathrm{mV}$. Use the IM and IP pins with the related input circuitry, as shown in Figure 27. |
| 14 | IP | Positive Analog Input for the Current Channel. |
| 15 | $\overline{\mathrm{RQ}}$ | Interrupt Request Output. The $\overline{\mathrm{RQ}}$ pin is an active low logic output. |
| 16 | ZX | Zero-Crossing Output Pin. |
| 17 | CLKOUT/DREADY | Clock Output (CLKOUT). When CLKOUT functionality is selected (see the Synchronizing Multiple ADE9103/ADE9112/ ADE9113 Devices section for details), the ADE9103 generates a digital signal synchronous to the main clock at the XTALIN pin. Use CLKOUT to provide a clock to other ADE9103/ADE9112/ADE9113 devices. Data Ready, Active Low (DREADY). When DREADY functionality is selected (see the Synchronizing Multiple ADE9103/ADE9112/ADE9113 Devices section for details), the ADE9103 generates an active low signal synchronous to the ADC output frequency. Use this signal to start reading the ADC outputs of the ADE9103. |
| 19 | MOSI | Data Input for the SPI Port. |
| 20 | MISO | Data Output for the SPI Port. Attach a $10 \mathrm{k} \Omega$ pull-up resistor to the VDD supply voltage for increased electromagnetic compatibility (EMC) robustness (see the SPI Compatible section for details). |
| 21 | SCLK | Serial Clock Input for the SPI Port. All serial data transfers are synchronized to this clock (see the Clock section). |
| 22 | $\overline{\text { CS }}$ | Chip Select for the SPI Port (Active Low). |
| 23 | VLDOOUT | 1.8 V Output of Digital LDO Regulator. Decouple the VLDOOUT pin with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a ceramic 100 nF capacitor to DGND, Pin 25. Do not connect the external load circuitry to the VLDOOUT pin. |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 11. ADE9103 Pin Function Descriptions (Continued)

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 26 | XTALOUT | Crystal Output. A crystal must be chosen based on the transconductance $\left(g_{m}\right)$ in Table 2. The crystal is connected across <br> the XTALIN and XTALOUT pins to provide a clock source for the ADE9103. <br> Main Clock Input. An external clock can be provided at this logic input. The CLKOUT/DREADY signal of another <br> appropriately configured ADE9103/ADE9112/ADE9113 (see the Synchronizing Multiple ADE9103/ADE9112/ADE9113 <br> Devices section for details) can be provided at the XTALIN pin. Alternatively, a crystal can be connected across XTALIN and <br> XTALOUT to provide a clock source for the ADE9103. The clock frequency for specified operation is 16.384 MHz, but lower <br> frequencies down to 16 MHz can be used. See the Clock section for more details. <br> Active Low Reset Input. To initiate a hardware reset, this pin must be brought low for a minimum of 1.5 $\mu \mathrm{s}$. |
| 28 | RESET |  |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 9. ADE9112 Pin Configuration


Figure 10. ADE9113 Pin Configuration

Table 12. ADE9112 and ADE9113 Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| ADE9112 | ADE9113 |  |  |
| 1,3 | 1,3 | GND ${ }_{\text {ISO }}$ | Ground for the Isolated DC-to-DC Converter, Connected to the GND ${ }_{\mid S O}$ Paddle. Connect $\mathrm{GND}_{\text {ISO }}$ to AGND through a ferrite filter network. |
| 2 | 2 | VDD ${ }_{\text {ISO }}$ | DC-to-DC Converter Voltage Output. VDD ISO requires a low ESR 100 nF bypass capacitor connected to $\mathrm{GND}_{\text {ISO }}$. Connect $V D D_{\text {ISO }}$ to AVDD through a ferrite filter network. |
| 4 | 4 | AVDD | Power Supply for the Isolated Side. AVDD requires $4.7 \mu \mathrm{~F}$ and 100 nF bypass capacitor to AGND. |
| 5,11 | 5, 11 | AGND | Ground Reference. |
| 6 | 6 | ALDOOUT | 1.8 V Output of Analog LDO Regulator. Decouple the ALDOOUT pin with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a ceramic 100 nF capacitor to AGND, Pin 5 . Do not connect the external load circuitry to the ALDOOUT pin. |
| 7 |  | NC | No Connect. The NC pin has an internal connection. Leave the NC pin floating or tie it to Pin 8. |
| 8 |  | NC | No Connect. The NC pin has an internal connection. Leave the NC pin floating or tie it to Pin 7. |
|  | 7 | V2P | Positive Analog Input for the V2 Voltage Channel. The voltage channels are used with the voltage transducers. V2Pand V2M are differential voltage inputs with a maximum single-ended signal level of $\pm 500 \mathrm{mV}$ with respect to the VxM pins for specified operation. Use the V2P and V1P pins with the related input circuitry, as shown in Figure 27. If the V2 voltage channel is not used, connect the V2P pin to the V2M pin. |
|  | 8 | V2M | Negative Analog Input for the V2 Voltage Channel. |
| 9 | 9 | V1P | Positive Analog Inputs for the V1 Voltage Channel. V1P and V1M are differential voltage inputs with a maximum single-ended signal level of $\pm 500 \mathrm{mV}$ with respect to the VxM pins for specified operation. Use the V1P and V2P pins with the related input circuitry, as shown in Figure 27. If the V1 voltage channel is not used, connect the V1P pin to the V1M pin. |
| 10 | 10 | V1M | Negative Analog Input for the V2 Voltage Channel. |
| 12 | 12 | REFOUT | Voltage Reference Output. The REFOUT pin provides access to the on-chip voltage reference. The on-chip reference has a nominal value of 1.25 V . Decouple the REFOUT pin to AGND, Pin 11 , with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a ceramic 100 nF capacitor. Do not connect the external load circuitry to the REFOUT pin. |
| 13 | 13 | IM | Negative Analog Input for the Current Channel. The current channel is used with shunts. IM and IP are pseudo differential voltage inputs with a maximum differential level of $\pm 31.25 \mathrm{mV}$. Use the IM and IP pins with the related input circuitry, as shown in Figure 27. |
| 14 | 14 | IP | Positive Analog Input for the Current Channel. |
| 15 | 15 | $\overline{\mathrm{RQ}}$ | Interrupt Request Output. The $\overline{\mathrm{RQ}}$ pin is an active low logic output. |
| 16 | 16 | ZX | Zero-Crossing Output Pin. |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 12. ADE9112 and ADE9113 Pin Function Descriptions (Continued)

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| ADE9112 | ADE9113 |  |  |
| 17 | 17 | CLKOUT/DREADY | Clock Output (CLKOUT). When CLKOUT functionality is selected (see the Synchronizing Multiple ADE9103/ADE9112/ADE9113 Devices section for details), the ADE9112 and ADE9113 generate a digital signal synchronous to the main clock at the XTALIN pin. Use CLKOUT to provide a clock to the other ADE9112 and ADE9113 devices on the board. Data Ready, Active Low (DREADY). When DREADY functionality is selected (see the Synchronizing Multiple ADE9103/ ADE9112/ADE9113 Devices section for details), the ADE9112 and ADE9113 generate an active low signal synchronous to the ADC output frequency. Use this signal to start reading the ADC outputs of the ADE9112 and ADE9113. |
| 18, 25 | 18, 25 | DGND | Ground Reference. |
| 19 | 19 | MOSI | Data Input for the SPI Port. |
| 20 | 20 | MISO | Data Output for the SPI Port. Attach a $10 \mathrm{k} \Omega$ pull-up resistor to the VDD supply voltage for increased EMC robustness (see the SPI Compatible section for details) |
| 21 | 21 | SCLK | Serial Clock Input for the SPI Port. All serial data transfers are synchronized to this clock (see the Clock section). |
| 22 | 22 | $\overline{\text { CS }}$ | Chip Select for SPI Port (Active Low). |
| 23 | 23 | VLDOOUT | 1.8 V Output of Digital LDO Regulator. Decouple the VLDOOUT pin with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a ceramic 100 nF capacitor to DGND, Pin 25. Do not connect the external load circuitry to the VLDOOUT pin. |
| 24 | 24 | VDD | Primary Supply Voltage. The VDD pin provides the supply voltage for the and ADE9113. Maintain the supply voltage at $3.3 \mathrm{~V} \pm 10 \%$ for specified operation. Decouple the VDD pin to DGND, Pin 25 , with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a ceramic 100 nF capacitor. |
| 26 | 26 | XTALOUT | Crystal Output. A crystal must be chosen based on the transconductance $\left(\mathrm{g}_{\mathrm{m}}\right)$ in Table 2.The crystal is connected across the XTALIN and XTALOUT pins to provide a clock source for the ADE9112 and ADE9113. |
| 27 | 27 | XTALIN | Main Clock Input. An external clock can be provided at this logic input. The CLKOUT/DREADY signal of another appropriately configured ADE9112/ADE9113 (see the Synchronizing Multiple ADE9103/ADE9112/ADE9113 Devices section for details) can be provided at the XTALIN pin. Alternatively, a crystal can be connected across the XTALIN and XTALOUT pins to provide a clock source for the ADE9112 and ADE9113. The clock frequency for specified operation is 16.384 MHz , but lower frequencies down to 16 MHz can be used. See the Clock section for more details. |
| 28 | 28 | RESET | Active Low Reset Input. To initiate a hardware reset, the RESET pin must be brought low for a minimum of $1.5 \mu \mathrm{~s}$. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 11. Current Channel Fast Fourier Transform (FFT), 32 kSPS Sinc3 Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits = 000b)


Figure 12. Voltage Channel V1 FFT, 32 kSPS Sinc3 Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits $=000 \mathrm{~b}$ )


Figure 13. Voltage Channel V2 FFT, 32 kSPS Sinc3 Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits $=000 \mathrm{~b}$ )


Figure 14. Current Channel FFT, 8 kSPS Sinc3 + Compensation + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits $=100 \mathrm{~b}$ )


Figure 15. Voltage Channel V1 FFT, 8 kSPS Sinc3 + Compensation + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits = 100b)


Figure 16. Voltage Channel V2 FFT, 8 kSPS Sinc3 + Compensation + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits = 100b)

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 17. ADE9112 and ADE9113 Current Channel Gain Temperature Coefficient Histogram, 8 kSPS Sinc3 + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits $=011 \mathrm{~b}$ )


Figure 18. ADE9112 and ADE9113 Voltage Channel V1 and V2 Gain Temperature Coefficient Histogram, 8 kSPS Sinc $3+$ LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits = 011b)


Figure 19. ADE9103 Current Channel Gain Temperature Coefficient Histogram, 8 kSPS Sinc3 + LPF Output(Register CONFIG_FILT, DATAPATH_CONFIG Bits $=011 b$ )


Figure 20. ADE9103 Voltage Channel V1 and V2 Gain Temperature Coefficient Histogram, 8 kSPS Sinc3 + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits $=011 \mathrm{~b}$ )


Figure 21. ADE9112 and ADE9113 Current Channel Offset Drift Histogram, 8 kSPS Sinc3 + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits = 011b)


Figure 22. ADE9112 and ADE9113 Voltage Channel V1 Offset Drift Histogram, 8 kSPS Sinc3 + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits =011b)

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 23. ADE9112 and ADE9113 Voltage Channel V2 Offset Drift Histogram, 8 kSPS Sinc3 + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits = 011b)


Figure 24. ADE9103 Current Channel Offset Drift Histogram, 8 kSPS Sinc3 + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits = 011b)


Figure 25. ADE9103 Voltage Channel V1 Offset Drift Histogram, 8 kSPS Sinc3

+ LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits = 011b)


Figure 26. ADE9103 Voltage Channel V2 Offset Drift Histogram, 8 kSPS Sinc3 + LPF Output (Register CONFIG_FILT, DATAPATH_CONFIG Bits = 011b)

## TEST CIRCUIT



Figure 27. Test Circuit

## TERMINOLOGY

## Signal Voltage Range Between the IP and IM, V1P and V1M, and V2P and V2M Pins

The ADE9103 and ADE9113 contain three fully-differential ADCs, while the ADE9112 has two fully-differential ADCs, allowing flexibility in terms of the measurement and how the ADCs are used. The application typically uses a shunt sensor for the current and a potential divider for the voltage, which means that the signal applied at the input can be seen as pseudo differential. The input range on the current channel represents the peak-to-peak pseudo differential voltage that must be applied to the ADC to generate a full-scale response when the IM pin is connected to AGND, Pin 11. The input range on the voltage channel is represented in two ways: differential, where a signal is applied to both $V \times P$ and $V x M$ to generate a full-scale response, and pseudo differential, where the signal is only applied to the VxP pin to generated a $1 / 2$ of full-scale response when the VxM pin is connected to AGND . When psuedo differential, the IM and VxM pins are connected to AGND using antialiasing filters. Figure 28 illustrates the input voltage range between IP and IM, and Figure 29 illustrates the input voltage range between V1P and V1M and between V2P and V2M.


Figure 28. Pseudo Differential Input Voltage Range Between the IP and IM Pins


Figure 29. Pseudo Differential Input Voltage Range Between the V1P and V1M Pins and Between the V2P and V2M Pins

## Maximum VxM and IM Voltage Range

This range represents the maximum allowed voltage at the V1P, V1M, V2P, IP, and IM pins relative to AGND, Pin 11 on the ADE9112 and ADE9113, or DGND, Pin 11 on the ADE9103.

## Crosstalk

Crosstalk represents the leakage of signals, usually via the capacitance between circuits. Crosstalk is measured in the current channel by setting the IP and IM pins to the local ground reference, Pin 11, supplying a full-scale differential voltage between the V1P and V1M voltage channel pins and between the V2P and V2M voltage channel pins, and measuring the output of the current channel. It is measured in the V1 voltage channel by setting the V1P and V1M pins to the local ground reference, Pin 11, supplying a full-scale differential voltage between the IP and IM pins and between the V2P and V2M pins, and measuring the output of the V1 voltage channel. Crosstalk is measured in the V 2 voltage channel by setting the V2P and V2M pins to the local ground reference, Pin 11, supplying a full-scale differential voltage between the IP and IM pins and between the V1P and V1M pins, and measuring the output of the V2 voltage channel. Crosstalk is equal to the ratio between the grounded ADC output value and the ADC full-scale output value. The ADC outputs are acquired for 2 sec . Crosstalk is expressed in decibels.

## Input Impedance to Ground (DC)

The input impedance to ground represents the impedance measured at each ADC input pin (IP, IM, V1P, V2P, V1M, and V2M) with respect to AGND, Pin 11 on the ADE9112 and ADE9103, and DGND, Pin 11 on the ADE9103.

## ADC Offset

The ADC offset error is the average measured ADC output code with both inputs connected to AGND of the ADE9112 and ADE9113 and DGND of the ADE9103.

## TERMINOLOGY

## ADC Offset Drift over Temperature

The ADC offset drift is the change in offset over temperature. It is measured at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+125^{\circ} \mathrm{C}$. The offset drift over temperature is computed as follows:
Drift-40 to $+125=\left|\frac{\text { offset }(-40)-\text { Offset }(+125)}{(-40-125)}\right|$
Offset drift is expressed in $\mathrm{nV} /{ }^{\circ} \mathrm{C}$.

## Gain Error

The gain error in the ADCs represents the difference between the measured ADC output code (minus the offset) and the ideal output code when the internal voltage reference is used (see the Analog-to-Digital Conversion section). The difference is expressed as a percentage of the ideal code. It represents the overall gain error of one of the current or one of the voltage channels.

## Gain Drift over Temperature

This temperature coefficient includes the temperature variation of the ADC gain and of the internal voltage reference. It represents the overall temperature coefficient of one current or one of the voltage channels. With the internal voltage reference in use, the ADC gain is measured at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+125^{\circ} \mathrm{C}$. The temperature coefficient is computed as follows:

Drift $_{-40 \text { to }+125=\left|\frac{\text { Gain( }-40)-\operatorname{Gain}(+125)}{\operatorname{Gain}(+25) \times(-40-125)}\right|}^{\mid}$
Gain drift is measured in ppm $/{ }^{\circ} \mathrm{C}$.

## Power Supply Rejection (PSR)

PSR quantifies the measurement error as a percentage of reading when the power supplies are varied. For the AC PSR measurement, a reading at nominal supplies ( 3.3 V ) is taken when the voltage at the input pins is 0 V . A second reading is obtained with the same input signal levels when an AC signal ( 120 mV RMS at 50 Hz or 100 Hz ) is introduced onto the supplies. Any error introduced by this AC signal is expressed as a percentage of the reading (PSRR). PSR = $20 \log _{10}$ (PSRR).

For the DC PSR measurement, a reading at nominal supplies (3.3 V) is taken when the voltage between the IP and IM pins is 3.125 mV peak, and the voltages between the V1P and V1M pins and between the V2P and V2M pins are 100 mV peak. A second reading is obtained with the same input signal levels when the power supplies are varied by $\pm 10 \%$. Any error introduced is expressed as a percentage of the reading (PSRR). Then, PSR = $20 \log _{10}($ PSRR $)$.

## Common-Mode Rejection Ratio (CMRR)

CMRR is defined as the differential gain of the channel divided by the common-mode gain.

IP - IM = 31.25 mV peak differential is applied, and an FFT is used to measure the fundamental in dB .
$I P=I M=31.25 \mathrm{mV}$ peak to the local ground reference, $\operatorname{Pin} 11$, common-mode is applied, and an FFT is used to measure the fundamental in dB.
VxP - VxM $=100 \mathrm{mV}$ peak differential is applied, and an FFT is used to measure the fundamental in dB .
$V x P=V x M=100 \mathrm{mV}$ peak to the local ground reference, Pin 11, common-mode is applied, and an FFT is used to measure the fundamental in dB .

## Signal-to-Noise Ratio (SNR)

SNR is the ratio of the RMS value of the actual input signal to the RMS sum of all other spectral components within the bandwidth, excluding harmonics and $D C$. The waveform samples are coherently sampled over approximately 8 sec to avoid using a window function. The value for SNR is expressed in decibels relative to full-scale (dBFS).

## Signal-to-Noise-and-Distortion (SINAD) Ratio

SINAD is the ratio of the RMS value of the actual input signal to the RMS sum of all other spectral components within the bandwidth, including harmonics but excluding DC . The waveform samples are coherently sampled over approximately 8 sec to avoid using a window function. The value for SINAD is expressed in decibels relative to full-scale (dBFS).

## Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of all harmonics (excluding the noise components) to the RMS value of the fundamental. The waveform samples are coherently sampled over approximately 8 sec to avoid using a window function. The value for SNR is expressed in decibels relative to full-scale (dBFS).

## Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of the RMS value of the actual input signal to the RMS value of the peak spurious component over the measurement bandwidth of the waveform samples. The waveform samples are coherently sampled over approximately 8 sec to avoid using a window function. The value of SFDR is expressed in decibels relative to full scale (dBFS).

ADE9103/ADE9112/ADE9113

## THEORY OF OPERATION

## ANALOG INPUTS

The ADE9113 has three analog inputs: one current channel and two voltage channels. The ADE9112 does not include the second voltage channel. The current channel has two fully differential voltage input pins, IP and IM, that accept a maximum differential signal of $\pm 31.25 \mathrm{mV}$.
The maximum IP voltage $\left(\mathrm{V}_{\mathrm{IP}}\right)$ signal level is also $\pm 31.25 \mathrm{mV}$. The maximum IM voltage $\left(\mathrm{V}_{\text {IM }}\right)$ signal level allowed at the IM input is $\pm 25 \mathrm{mV}$. Figure 30 shows a schematic of the input for the current channel and the relation to the maximum IM pin voltage.

:
Figure 30. Maximum Input Level, Current Channel
Note that the current channel senses the voltage across a shunt. In this case, one pole of the shunt becomes the ground of the meter (see Figure 35) and, therefore, the current channel is used in a pseudo differential configuration, similar to the voltage channel configuration (see Figure 31).

The V1 and V2 voltage channels are fully differential, but most typically used in a pseudo differential setup. These differential voltage inputs have a maximum input voltage of $\pm 1000 \mathrm{mV}$. If setup pseudo differentially, the voltage inputs have a maximum input voltage of $\pm 500 \mathrm{mV}$ with respect to V1M or V2M. The maximum signal allowed on the VxP or $V x M$ pins is $\pm 600 \mathrm{mV}$. Figure 31 shows a schematic of the voltage channel inputs and their relation to the maximum VxM voltage.


Figure 31. Maximum Input Level, Voltage Channels

## ANALOG-TO-DIGITAL CONVERSION

The ADE9103/ADE9112/ADE9113 have three, second-order, multibit $\Sigma$ - $\triangle$ ADCs. For simplicity, the block diagram in Figure 32 shows a first-order $\sum-\triangle A D C$. The converter is composed of the $\sum-\Delta$ modulator and the digital low-pass filter (LPF), separated by the digital isolation block.


Figure 32. First-Order 5 - $\triangle$ ADC
A $\Sigma$ - $\Delta$ modulator converts the input signal into a continuous serial stream of 1 s and Os at a rate determined by the sampling clock. In the ADE9103/ADE9112/ADE9113, the sampling clock is equal to XTALIN/16 (1.024 MHz when XTALIN = 16.384 MHz). The 1-bit DAC in the feedback loop is driven by the serial stream. The DAC output is subtracted from the input signal. If the loop gain is high enough, the average value of the DAC output (and, therefore, the bit stream) can approach that of the input signal level. For any given input value in a single sampling interval, the data from the 1 -bit ADC is virtually meaningless. A meaningful result is obtained only when a large number of samples is averaged. This averaging is completed in the second part of the ADC, the digital LPF, after the data passes through the digital isolators. By averaging a large number of bits from the modulator, the LPF can produce 24-bit data-words that are proportional to the input signal level.

The $\Sigma-\Delta$ converter uses two techniques to achieve high resolution from what is essentially a 1 -bit conversion technique. The first technique is oversampling. Oversampling means that the signal is sampled at a rate (frequency) that is many times higher than the bandwidth of interest. For example, when XTALIN $=16.384$ MHz , the sampling rate in the ADE9103/ADE9112/ADE9113 is 1.024 MHz , and the bandwidth of interest is 40 Hz to 3.3 kHz . Oversampling has the effect of spreading the quantization noise (noise due to sampling) over a wider bandwidth. With the noise spread more thinly over a wider bandwidth, the quantization noise in the bandwidth of interest is lowered, as shown in Figure 33.

However, oversampling alone is not sufficient to improve the SNR in the band of interest. For example, an oversampling factor of 4 is required to increase the SNR by a mere $6 \mathrm{~dB}(1$ bit). To keep the oversampling ratio at a reasonable level, it is possible to shape the quantization noise so that the majority of the noise lies at the higher frequencies. Noise shaping is the second technique that achieves high resolution. In the $\sum-\Delta$ modulator, the noise is shaped by the integrator, which has a high-pass type response for the quantization noise. The result is that most of the noise is at the

## THEORY OF OPERATION

higher frequencies where it can be removed by the digital LPF. This noise shaping is shown in Figure 33.


厄
Figure 33. Noise Reduction due to Oversampling and Noise Shaping in the Analog Modulator

The bandwidth of interest is a function of the input clock frequency and the ADC output frequency (selectable by the CONFIG_FILT register, see the ADC Output Values section for details).

## Antialiasing Filter

Figure 32 shows an analog LPF (RC) on the input to the ADC. This filter is placed outside of the ADE9103/ADE9112/ADE9113, and its role is to prevent aliasing. Aliasing is an artifact of all sampled systems, as shown in Figure 34. Aliasing refers to the frequency components in the input signal to the ADC that are higher than half the sampling rate of the ADC and appear in the sampled signal at a frequency less than half the sampling rate. Frequency components more than half the sampling frequency (also known as the Nyquist frequency, that is, 512 kHz ) are imaged or folded back down to less than 512 kHz , which happens with all ADCs, regardless of the architecture. In Figure 34, only frequencies near the sampling frequency of 1.024 MHz move into the bandwidth of interest for metering, that is, 40 Hz to 3.3 kHz , or 40 Hz to 2 kHz . To attenuate the high frequency noise (near 1.024 MHz ) and prevent the distortion of the bandwidth of interest, a LPF must be introduced. It is recommended that one RC filter with a corner frequency of 7 kHz be used for the attenuation to be sufficiently high at the sampling frequency of 1.024 MHz . The 20 dB per decade attenuation of this filter is usually sufficient to eliminate the effects of aliasing.


Figure 34. Aliasing Effects

## ADC Transfer Function

All ADCs in the ADE9103/ADE9112/ADE9113 produce 24-bit signed output codes. With a full-scale input signal of $\pm 31.25 \mathrm{mV}$ on the current channel and $\pm 1000 \mathrm{mV}$ on the voltage channels, and with an internal reference of 1.25 V , the ADC output code is nominally $6,710,886$ and based on the gain error, varies for each ADE9103/ADE9112/ADE9113 around this value. Do not exceed the nominal range of $\pm 31.25 \mathrm{mV}$ for the current channel and $\pm 1000$ mV differentially ( $\pm 500 \mathrm{mV}$ pseudo differentially) for the voltage channels; ADC performance is guaranteed only for input signals within these limits.

## ADC Output Values

The signed 24 -bit ADC output values are each stored in three subsequent registers. The current channel ADC outputs are stored in the I_WAV bits, Bits[23:0], the V1 voltage channel ADC outputs in the V1_WAV bits, Bits[23:0], and the V2 voltage channel outputs in the V2_WAVbits, Bits[23:0], see Table 19. The output frequency is 32 kHz (XTALIN/512), 8 kHz (XTALIN/2048), 4 kHz (XTALIN/4096), 2 kHz (XTALIN/8192), or 1 kHz (XTALIN/16384), and XTALIN is 16.384 MHz.

The microcontroller reads the ADC output registers one at a time in a short transaction or all at once in a long transaction. See the SPI Long Operation section and the SPI Short Operation section for more information.

## REFERENCE VOLTAGE

The nominal reference voltage at the REFOUT pin is 1.25 V . This reference voltage is used for the ADCs in the ADE9103/ADE9112/ ADE9113. Because the on-chip dc-to-dc converter cannot supply external loads, the REFOUT pin of the ADE9112 and ADE9113 cannot be overdriven by a standalone external voltage reference.
The voltage of the ADE9103/ADE9112/ADE9113 reference drifts slightly with temperature. Table 2 lists the gain drift over temperature specification of each ADC channel. This value includes the temperature variation of the ADC gain, together with the temperature variation of the internal voltage reference.

## THEORY OF OPERATION

## PROTECTING THE INTEGRITY OF CONFIGURATION REGISTERS

The configuration lock feature protects the ADE9103/ADE9112/ ADE9113 configuration registers from unwanted changes. To enable this feature, write the Lock Key 0xD4 to the WR LOCK register (Address 0x01F). To disable this feature, write the Unlock Key $0 \times 5 \mathrm{E}$.

To determine whether the feature is enabled or disabled read back the WR_LOCK register. This register reads back as the lock or unlock key corresponding to the state it is in.
When this feature is enabled, it prevents writing from Address $0 \times 001$ to Address $0 \times 018$.

## CRC OF CONFIGURATION REGISTERS

A 16-bit CRC is calculated over the configuration registers approximately every 8 ms . The result is stored in CRC_RESULT bits, which is split into a high and low byte, CRC_RES̄ULT_HI and CRC RESULT LO. The default value in the CRC RE-SULT bits is the CRC result of the default configuration registers. If there is a change in the CRC result, the CRC_CHG bit inside of STATUSO is set. The configuration registers, Address $0 x 001$ to Address 0x01F, as well as other critical reserved registers are covered by this CRC.

The CRC calculation of the configuration registers can also be performed on command, bypassing the scheduled calculation every 8 ms by writing to the CRC_FORCE bit in the CONFIG_CRC register. The CRC_FORCE bit automatically clears once the calculation is complete and the CRC_DONE bit is set once the calculation is complete. See Table $20 \overline{0}$ for more details.

## STATUS REGISTERS

The bits in the STATUSO, STATUS1, and STATUS2 registers of the ADE9103/ADE9112/ADE9113 characterize the state of the device.

At power-up, or after a hardware or software reset, the ADE9103/ ADE9112/ADE9113 signal the end of the reset period by setting Bit 5 (RESET_DONE) to 1 in the STATUSO register, indicating that the IC is ready for SPI transactions. Then, Bit 4 (COM_UP) of STATUSO gets set to 1 to indicate that the entire IC is up and ready to transmit the ADC waveform data.

The COMFLT_ERR bit (Bit 0) in the STATUSO register indicates when there was a communications failure across the isolation barrier. This status bit is used together with the COM_FLT_TYPE and COM_FLT_COUNT registers. COM_FLT_TYPE gives more detail as to the type of error that was detected across the isolation barrier, and then, COM_FLT_COUNT keeps track of the number of error correction codes (ECC) or physical layer (PHY) errors from the ISO side to the NONISO side. ECC across the isolation barrier allows 1 -bit detect and 1 -bit correct and increases the communication robustness across the barrier. Even though the ADE9103 does not have isolation, the ECC function of the internal communication is still present.

The STATUSO and STATUS1 registers can be read by executing an SPI register read. STATUSO and STATUS1 can also be read as part of the long SPI read operation. See the SPI Long Operation and the SPI Short Operation sections for more information.
The STATUS2 register provides insight into internal errors that have been detected and corrected. No additional actions are required outside of acknowledging the change through a write 1 command. If a bit in STATUS2 is continuously being set, this could indicate that the ADE9103/ADE9112/ADE9113 is in an unrecoverable state.

For more information on individual bits in the STATUSx registers, go to the bit field descriptions in the Table 20 section.

## INTERRUPTS

The interrupt pin ( $\overline{\mathrm{RQ}})$, connected to the STATUSx registers through the MASKx registers, helps detect any critical faults to create a reliable and robust system. The ADE9103/ADE9112/ADE9113 have two methods for indicating an event has occurred: the STATUSO, STATUS1, and STATUS2 registers and the $\overline{R Q}$ pin. Details for the STATUS0, STATUS1, and STATUS2 registers can be found in Status Registers and Table 20.
The MASKO registers configures what events within the STATUSO register trigger the IRQ pin. The MASK1 register configures what events within the STATUS1 register trigger the STATUS1X bit in the STATUSO register. Similarly, the MASK2 register configures which events in STATUS2 trigger the STATUS2X bit in the STATUSO register, which means that with the combination of MASKO, MASK1 and MASK2, any bit from the STATUSO, STATUS1, and STATUS2 registers can trigger the $\overline{\mathrm{RQ}}$ pin.

The RESET_DONE interrupt is nonmaskable and always triggers the $\overline{R Q}$ pin. The EFUSE_MEM_ERR bit within the STATUSO register is another example of a nonmaskable bit. The bits within STATUS2 can be masked with the MASK2 register because all of those faults cause action on the ISO side such as reset.

## APPLICATIONS INFORMATION

## POLYPHASE ENERGY METERS

The ADE9103/ADE9112/ADE9113 are designed for use in 3-phase energy metering systems in which two, three, or four ADE9103/ ADE9112/ADE9113 devices are managed by a main device containing a SPI, usually a microcontroller. The integrated signal and power isolation of the ADE9112 and ADE9113 is required for phase current and voltage sensing often referred to as high-side sensing. Isolation provides both a safety barrier against high voltages for personnel and enables SPI communication across the high voltage offset between the ADC connected to each phase and a shared microcontroller. The ADE9103 can be used for neutral measurements where safety isolation is not required.


Figure 35. Phase A Current and Voltage Sensing
Figure 35 shows Phase A of a 3-phase energy meter. The Phase A current, $I_{A}$, is sensed with a shunt. A terminal of the shunt is connected to the IM pin of the ADE9112 and ADE9113 and becomes the ground reference of the isolated side of the ADE9112 and ADE9113. Phase $A$ to the neutral voltage, $\mathrm{V}_{\mathrm{AN}}$, is sensed with a resistor divider. The V1M, IM, and AGND pins are connected as a single node. Note that the voltages measured by the ADCs of the ADE9112 and ADE9113 are opposite to $\mathrm{V}_{\mathrm{AN}}$ and $\mathrm{I}_{\mathrm{A}}$, a classic approach in single-phase metering. The other ADE9112 and ADE9113 devices that monitor Phase B and Phase C are connected in a similar way.
The V2 voltage channel (V2P and V2M pins) is intended for a secondary voltage measurement, and it is available only on the ADE9103 and ADE9113. In Figure 35, the V2 voltage channel is used to measure the voltage across a relay to verify the state of the relay. If the V 2 voltage channel is not used on the ADE9103 and ADE9113 devices, connect the V2P pin to the V2M pin. For the ADE9112, Pin 7 and Pin 8 are no connect, and these pins must be left floating or tied together.


Figure 36. Neutral Line and Neutral to Earth Voltage Monitoring
Figure 36 shows how the ADE9103/ADE9112/ADE9113 inputs are connected when the neutral line of a 3-phase system is monitored. The neutral current is sensed using a shunt and the voltage across the shunt is measured at the fully differential inputs, IP and IM. The earth to neutral voltage is sensed with a voltage divider at the single-ended inputs, V1P and V1M.
Figure 37 shows a block diagram of a 3-phase energy meter that uses four ADE9103/ADE9112/ADE9113 devices and a microcontroller. One 16.384 MHz crystal provides the clock to the ADE9112 and ADE9113 that senses the Phase A current and voltage. The ADE9103/ADE9112/ADE9113 devices that sense the Phase B, Phase C , and neutral currents and voltages are clocked by a signal generated at the CLKOUT/ DREADY pin of the ADE9112 and ADE9113 that is placed to sense the Phase A current and voltage. As an alternative configuration, the microcontroller can generate a 16.384 MHz clock to all ADE9103/ADE9112/ADE9113 devices at the XTALIN pin. Note that the XTALIN pin can receive a clock with a frequency within the 15.84 MHz to 16.547 MHz range, as specified in Table 2.


Figure 37. 3-Phase Energy Meter Using Four Devices
The microcontroller uses the SPI port to communicate with the ADE9103/ADE9112/ADE9113 devices. Four of the input and output pins, $\overline{C S} A, \overline{C S} B, \overline{C S} C$, and $\overline{C S} \_N$, generate the SPI $\overline{C S}$ signals. The SCLK, MOSI, and MISO pins of the microcontroller are directly connected to the corresponding SCLK, MOSI, and MISO pins of each ADE9103/ADE9112/ADE9113 device corresponding to the SPI configuration (see Figure 38 and Figure 39 ). In the case of the SPI daisy-chain configuration, the $\overline{\mathrm{CS}}$ signals from all

## APPLICATIONS INFORMATION

ADE9103/ADE9112/ADE9113 are connected, which helps to free up microcontroller pins for other purposes.
In Figure 37, the CLKOUT/DREADY pin of the ADE9103/ADE9112/ ADE9113 that senses the Phase C current and voltage is connected to the input and output pin of the microcontroller. CLKOUT/ DREADY provides an active low pulse for 256 CLKIN cycles ( $15.625 \mu \mathrm{~s}$ at CLKIN $=16.384 \mathrm{MHz}$ ) when the ADC conversion data is available. It signals when the ADC outputs of all ADE9103/ ADE9112/ADE9113 devices become available and when the microcontroller starts to read them. See the Synchronizing Multiple ADE9103/ADE9112/ADE9113 Devices section for more information about synchronizing multiple ADE9103/ADE9112/ADE9113 devices.

At power-up, or after a hardware or software reset, follow the procedure described in the Power-Up Procedure for Systems with Multiple Devices That Use a Single Crystal section or the Power-Up Procedure for Systems with Multiple Devices That Use a Clock Signal Generated from a Microcontroller section to ensure that the ADE9103/ADE9112/ADE9113 devices function appropriately.


Figure 38. SPI Connection Between Three ADE9103/ADE9112/ADE9113 Devices in a Daisy Chain and a Microcontroller


Figure 39. SPI Connections Between Three ADE9103/ADE9112/ADE9113 Devices and a Microcontroller

## DC METERING

The ADE9103/ADE9112/ADE9113 can also be used in DC metering applications.


Figure 40. DC Current and Voltage Sensing
Figure 40 shows the ADE9112 and ADE9113 as a DC voltage and current sensor. The DC current, $\mathrm{I}_{\mathrm{DC}}$, is sensed with a shunt. A terminal of the shunt is connected to the IM pin of the ADE9112 and ADE9113 and becomes the ground, AGND (Pin 11), of the isolated side of the $A D E 9112$ and $A D E 9113$. The $D C+$ to $D C$ - voltage, $V_{D C}$, is sensed with a resistor divider, and the V1M pin is also connected to the $I M$ and $A G N D$ pins. Note that the voltages measured by the ADCs of the ADE9112 and ADE9113 are opposite to $V_{D C}$ and $I_{D C}$, a classic approach in single-phase metering.
The V2P and V2M voltage channel is intended for a secondary voltage measurement, and it is available only on the ADE9113. If V2P is not used, as is the case of the ADE9112, connect V2P to V2M.

DC applications requiring working voltage capabilities beyond the ADE9112 and ADE9113 can use the ADE9103 in series with discrete signal and power isolation.

## DC Offset Mode

The ADE9103/ADE9112/ADE9113 has a mode where the inputs of the current channel (IP and IM) can be internally shorted together, while disconnecting the external pin, to perform an offset measurement without the influence of circuits outside of the IC. This shorting can happen at any time while powered.

To use DC offset mode, take the following steps:

1. Set the ISO_WR_ACC_EN bit (Bit 0) within the CONFIG_ISO_ACC register (Address 0x005) to 1.
2. Wait at least $200 \mu \mathrm{~s}$.
3. Set the DC_OFFSET_MODE register (Address 0xOCC) to 1.
4. Wait for appropriate settling time for the system and capture waveform data to perform the offset measurement.
5. Set the DC_OFFSET_MODE register (Address 0xOCC) to 0 .
6. Clear the ISO_WR_ACC_EN bit (Bit 0 ) within the CON-


## APPLICATIONS INFORMATION

When using this feature, there could be a discontinuity in the waveform when going through the previous steps to enable and to disable the input shorting. The appropriate amount of settling time based on the speed and accuracy required for the measurement must be allowed.

## MAGNETIC FIELD IMMUNITY OF ISOLATION

The ADE9112 and ADE9113 are immune to DC magnetic fields because these devices use air core transformers. The limitation on the ADE9112 and ADE9113 AC magnetic field immunity is set by the condition in which the induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3.3 V operating condition is examined because it is the nominal supply of the ADE9112 and ADE9113.

The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at approximately 0.5 V , thus establishing a 0.5 V margin in which induced voltages are tolerated. The voltage induced across the receiving coil is given by the following:
$V=\left(-\frac{d B}{d t}\right) \sum_{n=1}^{N} \pi r_{n}^{2}$
where:
$B$ is the $A C$ magnetic field: $B(t)=B \times \sin (\omega t)$.
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil.
Given the geometry of the receiving coil in the ADE9112/ADE9113 and an imposed requirement that the induced voltage, $\mathrm{V}_{\text {THR }}$, be at most $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable external magnetic field, B , is calculated (see the following equation and Figure 41).

$$
B=\frac{V_{T H R}}{2 \pi f \times \sum_{n=1}^{N} \pi r_{n}^{2}}
$$

where:
$f$ is the frequency of the magnetic field.
$B$ is the amplitude of the AC magnetic field.


Figure 41. Maximum Allowable External Magnetic Field
For example, at a magnetic field frequency of 10 kHz , the maximum allowable magnetic field of 2.8 T induces a voltage of 0.25 V at the receiving coil. This voltage is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is of the worst-case polarity, it reduces the received pulse from more than 1.0 V to 0.75 V , still well more than the 0.5 V sensing threshold of the decoder.
The preceding magnetic field values correspond to specific current magnitudes at given distances from the ADE9112 and ADE9113 transformers.
$I=\frac{B}{\mu_{0}} \times 2 \pi d=\frac{V \times d}{\mu_{0} \times f \times \sum_{n=1}^{N} \pi r_{n}^{2}}$
where $\mu_{0}$ is $4 \pi \times 10^{-7} \mathrm{H} / \mathrm{m}$, the magnetic permeability of the air.
Figure 42 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 50, the ADE9112/ADE9113 are extremely immune and can be affected only by extremely large currents operating at high frequency close to the component. For the 10 kHz example previously noted, a current with an amplitude of 69 kA placed 5 mm from the ADE9112/ ADE9113 is required to affect component operation.
Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages large enough to trigger the thresholds of succeeding circuitry. Take care in the layout of such traces to avoid this possibility (see the Layout Guidelines section).

## APPLICATIONS INFORMATION



Figure 42. Maximum Allowable Current for Various Current to ADE9112 and ADE9113 Spacings

## CLOCK

Provide a digital clock signal at the XTALIN pin to clock the ADE9103/ADE9112/ADE9113. The ADE9103/ADE9112/ADE9113 are specified for XTALIN $=16.384 \mathrm{MHz}$, but frequencies between 15.84 MHz and 16.547 MHz are acceptable.

Alternatively, a 16.384 MHz crystal with a critical transconductance 5 times smaller than the minimum transconductance in Table 2 can be connected across the XTALIN and XTALOUT pins to provide a clock source for the ADE9103/ADE9112/ADE9113 (see Figure 43).
The total capacitance (TC) at the XTALIN and XTALOUT pins is
$T C=C_{L} 1+C_{P} 1=C_{L} 2+C_{P} 2$
where:
$C_{L} 1$ and $C_{L} 2$ are the ceramic capacitors between XTALIN and DGND and between XTALOUT and DGND, respectively.
$C_{P} 1$ and $C_{P} 2$ are the parasitic capacitors of the wires connecting the crystal to the ADE9103/ADE9112/ADE9113 and any internal capacitance in the ADE9103/ADE9112/ADE9113.
The value of the C 1 and C 2 capacitors as a function of the load capacitance of the crystal is as follows:
$C_{L} 1=C_{L} 2=2 \times C_{L}-C_{P} 1=2 \times C_{L}-C_{P} 2$
If a required load capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)$ for a crystal is 18 pF ,
$\mathrm{TC}=18 \times 2=36 \mathrm{pF}$
$C_{p} 1=C_{p} 2=4 \mathrm{pF}$ from Table 2 XTALIN and XTALOUT and PCB parasitic capacitors
$\mathrm{C}_{\mathrm{L}} 1=\mathrm{C}_{\mathrm{L}} 2=\mathrm{TC}-\mathrm{C}_{\mathrm{P}} \mathrm{X}$
$C_{L} 1=C_{L} 2=36 \mathrm{pF}-4 \mathrm{pF}$ - parasitic capacitor $=32 \mathrm{pF}$


Figure 43. Crystal Circuitry

## APPLICATIONS INFORMATION

## POWER-UP AND INITIALIZATION PROCEDURES

At power-up or after a hardware or software reset, the following steps must be executed for a microcontroller managing a system formed by one or multiple ADE9103 or ADE9112 or ADE9113 devices.

## Power-Up Procedure for Systems with a Single Device

For one standalone ADE9103/ADE9112/ADE9113 device managed by a microcontroller and clocked by a crystal, the power-up procedure is as follows (see Figure 44):

1. Connect a crystal between the XTALIN and XTALOUT pins with appropriate load capacitance.
2. Supply VDD to the ADE9103/ADE9112/ADE9113 device. To ensure that the ADE9103/ADE9112/ADE9113 device starts functioning correctly, the supply must reach $3.3 \mathrm{~V}-10 \%$ in less than 16 ms from approximately a 2.5 V level. The ADE9103/ ADE9112/ADE9113 device then starts to function.
3. The $D C-t o-D C$ converter powers up and supplies the isolated side of the ADE9112 and ADE9113. The $\Sigma-\Delta$ modulators then become functional. This process takes approximately 62 ms to execute when the recommended capacitors on the $\mathrm{VDD}_{\text {ISO }}$, ALDOOUT, and REFOUT pins described in Table 12 are used.

After this time, the isolated side of the ADE9112 and ADE9113 is fully functional. While the ADE9103 has no isolation and is entirely powered by VDD, the power-up timing remains the same.
4. To determine when the ADE9103/ADE9112/ADE9113 device is ready to accept commands, read the STATUSO register until Bit 5 (RESET_DONE) is set to 1 , which happens approximately 32 ms after the ADE9103/ADE9112/ADE9113 start to function and indicates that the nonisolated side of the ADE9103/ADE9112/ ADE9113 is fully functional and using the default settings.
5. Initialize the registers required.
6. Set the WR_LOCK register to OxD4 to protect the user accessible and internal configuration registers. See the Protecting the Integrity of Configuration Registers section.
7. When the ADC conversion data is available, the ADE9103/ ADE9112/ADE9113 set the STATUSO register, Bit 4 (COMM_UP), and begin generating a signal that is active low at the CL̄KOUT/DREADY pin for 256 XTALIN cycles ( $15.625 \mu \mathrm{~s}$ for XTALIN $=16.384 \mathrm{MHz}$ ). $\overline{\text { DREADY }}$ functionality is enabled by default at the CLKOUT/DREADY pin.
The microcontroller reads the I_WAV, V1_WAV V2_WAV, STATUSO, and STATUS1 registers as well as the CRC of the response packet during every long SPI transaction. For information on SPI burst mode, see the SPI Long Operation section for more information.


Figure 44. Power-Up Procedure for Systems with One or Multiple ADE9112 and ADE9113 Devices, Each Clocked from the Crystal

## APPLICATIONS INFORMATION

## Power-Up Procedure for Systems with Multiple Devices That Use a Single Crystal

For the polyphase energy meters detailed in the Polyphase Energy Meters section, in which, one single crystal is used, the power-up procedure is as follows (see Figure 45):

1. Supply VDD to the ADE9103/ADE9112/ADE9113 devices. To ensure that the Phase A ADE9112/ADE9113 (shown as ADE9112 ${ }_{A} /$ ADE9113 $A$ in Figure 45) device starts functioning correctly, the supply must reach $3.3 \mathrm{~V}-10 \%$ in less than 16 ms from approximately a 2.5 V level. The ADE9112 ${ }_{\mathrm{A}} /$ ADE9113 ${ }_{\mathrm{A}}$ device is clocked by the 16.384 MHz crystal and then starts functioning. The other ADE9103/ADE9112/ADE9113 devices are not clocked yet.
2. The $D C-t o-D C$ converter powers up and supplies the isolated side of the ADE9112 $A$ /ADE9113A. The $\Sigma$ - $\Delta$ modulators then become functional. This process takes approximately 62 ms to execute when the recommended capacitors on the $V D D_{\text {ISO }}$, ALDOOUT, and REFOUT pins described in Table 12 are used. After this time, the isolated side of the ADE9112 $/$ /ADE9113 ${ }_{A}$ is fully functional.
3. To determine when the $\operatorname{ADE9112} /$ /ADE9113 ${ }_{A}$ device is ready to accept commands, the STATUSO register is read until Bit 5 (RESET_DONE) is set to 1 , which happens approximately 32 ms after the ADE9112 $/$ /ADE9113 ${ }_{A}$ start to function and indicates that the controller side of the ADE9112 $/$ /ADE9113 ${ }_{A}$ is fully functional using the default settings.
4. Initialize the CONFIGO register of the ADE9112 $/$ /ADE9113 $A$ with Bit 0 (CLKOUT_EN) set to 1. The CLKOUT signal is provided at the CLKOUT/DREADY pin, and the ADE9103/ ADE9112/ADE9113 devices on the other phases are now clocked.
5. The DC-to-DC converters of the otherADE9112 and ADE9113 devices power up and supply their isolated sides. The $\Sigma-\Delta$ modulators then become functional. This process takes approximately 62 ms to execute when the recommended capacitors on the $V D D_{\text {ISO }}$, ALDOOUT, and REFOUT pins described in Table 12 are used. The isolated sides of the ADE9112 and ADE9113 devices are now fully functional. While the ADE9103 has no isolation and is entirely powered by VDD, the power-up timing remains the same.
6. Read the STATUSO registers of the remaining ADE9103/ ADE9112/ADE9113 devices until Bit 5 (RESET_DONE) is set to 1 , indicating that their nonisolated sides are fully functional with default settings, which happens approximately 32 ms after the clock signal is provided.
7. Initialize any registers of all remaining ADE9103/ADE9112/ ADE9113 devices. Select one ADE9112/ADE9113 device (Phase C, for example, ADE9112dADE9113C in Figure 45) and connect the CLKOUT/DREADY pin to an external interrupt input and output pin of the microcontroller. ADE9112/ADE9113c must have Bit 0 (CLKOUT_EN) in the CONFIGO register left at the default value of 0 to use the DREADY functionality of the CLKOUT/DREADY pin.
8. Execute a SYNC_SNAP $=0 \times 02$ write broadcast to synchronize all the ADE9103/ĀDE9112/ADE9113 devices of the meter (see the Synchronizing Multiple ADE9103/ADE9112/ADE9113 Devices section).
9. Execute a WR_LOCK $=0 \times D 4$ write broadcast to protect the configuration registers of all ADE9103/ADE9112/ADE9113 devices. See the Protecting the Integrity of Configuration Registers section.


Figure 45. Power-Up Procedure for Systems with Multiple Devices; Only Phase A ADE9112 $/$ /ADE9113 ${ }_{A}$ Is Clocked from a Crystal

## APPLICATIONS INFORMATION

## Power-Up Procedure for Systems with Multiple Devices That Use a Clock Signal Generated from a Microcontroller

For polyphase energy meters in which the microcontroller generates the clock signal used by all ADE9103/ADE9112/ADE9113 devices, the power-up procedure is as follows:

1. Supply VDD to the ADE9103/ADE9112/ADE9113 devices. To ensure that the ADE9103/ADE9112/ADE9113 devices start functioning correctly, the supply must reach $3.3 \mathrm{~V}-10 \%$ in less than 16 ms from approximately a 2.5 V level.
2. Generate the clock signal from the microcontroller to all ADE9103/ADE9112/ADE9113 devices.
3. The DC-to-DC converters power up and supply the isolated side of the ADE9112/ADE9113 devices. The $\Sigma-\Delta$ modulators then become functional. This process takes approximately 62 ms to execute when the recommended capacitors on the $\mathrm{VDD}_{\text {ISO }}$, LDO, and REFOUT pins described in Table 12 are used. After this time, the isolated sides of the ADE9112/ ADE9113 devices are fully functional. While the ADE9103 has no isolation and is entirely powered by VDD, the power-up timing remains the same.
4. Read the STATUSO registers of the ADE9103/ADE9112/ ADE9113 devices until Bit 5 (RESET_DONE) is set to 1 , indicating that the nonisolated side of the ADE9103/ADE9112/ ADE9113 devices is fully functional with default settings, which happens approximately 32 ms after the clock signal is provided.
5. Initialize the CONFIGO register of the ADE9103/ADE9112/ ADE9113 devices with Bit 0 (CLKOUT_EN) cleared to 0 to avoid generating an unnecessary clock at the CLKOUT/DREA$\overline{\text { DY pin. Select one ADE9112/ADE9113 device (Phase C, }}$ for example, ADE9112/ADE9113c) and connect the CLKOUT/ DREADY pin to an external interrupt input and output pin of the microcontroller.
6. Execute a SYNC_SNAP $=0 \times 02$ broadcast to synchronize all the ADE9103/ADE9112/ADE9113 devices of the meter (see the Synchronizing Multiple ADE9103/ADE9112/ADE9113 Devices section for more information).
7. Execute a WR_LOCK $=0 \times \mathrm{D} 4$ write broadcast to protect the configuration registers of all ADE9103/ADE9112/ADE9113 devices. See the Protecting the Integrity of Configuration Registers section.


Figure 46. Power-Up Procedure for Systems with Multiple ADE9112/ADE9113 Devices Clocked from a Microcontroller

## APPLICATIONS INFORMATION

## SPI COMPATIBLE

The SPI of the ADE9103/ADE9112/ADE9113 is the subordinate device of the main communication device on the SPI bus. The interface consists of SCLK, MOSI, MISO, and CS signals. The serial clock for a data transfer is applied at the SCLK logic input. All data transfer operations synchronize to the serial clock. Each SPI transaction consists of a response to the previous command of up to 16 bytes on the MISO logic and a command packet as the last 4 bytes of the transaction on the MOSI logic. An 8 -bit CRC is required as Bits[7:0] of the command packet. An incorrect CRC results in an error. The error response can be disabled in the CONFIGO register. More details on the CRC calculation can be found in CRC of Command Packet.

The response has both a long and short format specified by the command packet. The most significant bits of the word is shifted in and out first. The maximum and minimum serial clock frequencies supported by this interface are 20 MHz and 40 kHz , respectively. The $\overline{\mathrm{CS}}$ logic input is the chip select input. Drive the $\overline{\mathrm{CS}}$ input low for the entire data transaction. More information on the 16 -bit CRC in the response can be found in the CRC of Response Packet section.

| Table 13. SPI Long Read Response |  |
| :--- | :--- |
| Bits | Details |
| $[127: 120]$ | CMD ECHO, IRQ |
| $[119: 96]$ | ADCO |

Table 13. SPI Long Read Response (Continued)

| Bits | Details |
| :--- | :--- |
| $[95: 88]$ | STATUSO |
| $[87: 64]$ | ADC1 |
| $[63: 56]$ | STATUS1 |
| $[55: 32]$ | ADC2 |
| $[31: 24]$ | DATA (ADDR + 1) |
| $[23: 16]$ | DATA (ADDR) |
| $[15: 0]$ | CRC_CCITT |

Table 14. SPI Long Write Response

| Bits | Details |
| :--- | :--- |
| $[127: 120]$ | CMD ECHO, IRQ |
| $[119: 96]$ | ADC0 |
| $[95: 88]$ | STATUSO |
| $[87: 64]$ | ADC1 |
| $[63: 56]$ | STATUS1 |
| $[55: 32]$ | ADC2 |
| $[31: 24]$ | WR_ADDR |
| $[23: 16]$ | RD_DATA |
| $[15: 0]$ | CRC_CCITT |



Figure 47. SPI Command Packet Structure

| LONG READ | CMD ECHO | ADCO[31:0] | statuso | ADC1[31:0] | STATUS1 | ADC2[31:0] | DATA (ADDR + 1) | DATA (ADDR) | CRC_CCIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LONG WRITE | CMD ECHO | ADCo[31:0] | Statuso | ADC1[31:0] | Status1 | ADC2[31:0] | WR_ADDR | RD_DATA | CRC_CCIT |

Figure 48. SPI Long Read and Write Response

## APPLICATIONS INFORMATION

## SPI Long Operation

Every long operation consists of a 128 -bit response on the MISO data line. Every transaction regardless of read or write includes the command response, STATUS0, STATUS1, ADC0, ADC1, ADC2, and CRC_CCITT. The remaining bits are dependent on whether the previous command was a read or a write. See Table 15 for details. Long SPI transactions are required when using the daisy-chain SPI configuration.
The read operation using the ADE9103/ADE9112/ADE9113 SPI is initiated when the main sets the $\overline{\mathrm{CS}}$ pin low and begins outputing the SCLK signal. The main transmits the command packet on the last 32 clock cycles of the transaction. The bit composition of the command packet is shown in Table 15. Bit 31 (R/W) determines the type of operation. For a read, $R / \bar{W}$ must be set to 1 . For a write, $R / W$ must be cleared to 0 . Bit 30 (LONG) determines the size of the response on the next operation. For a long response, LONG must be set to 1. For a short response, LONG must be cleared to 0 . Bits[29:24] are unused and must be set to $0 \times 00$. Bits[23:16] (ADDR) represent the address of the register to be read or written. The ADE9103/ADE9112/ADE9113 SPI samples data on the low to high transitions of SCLK. During this operation, the MISO line contains the response to the previous command packet. After the main device completes 128 SCLK cycles, it sets the $\overline{\mathrm{CS}}$ and SCLK lines high, and the communication ends. The data lines, MOSI and MISO, go into a high impedance state. During the following transaction, the ADE9103/ADE9112/ADE9113 line outputs its 128 -bit read response on MISO. This operation contains the data read in ADDR as well as ADDR +1 . Figure 49 shows a long read operation followed by the response. Each MISO response responds to the previously received command.

The write operation using the ADE9103/ADE9112/ADE9113 SPI is initiated when the main sets the $\overline{\mathrm{CS}}$ pin low and begins outputting the SCLK signal. The main transmits the command packet on the last 32 clock cycles of the transaction. $R / \bar{W}$ must be cleared to 0 . LONG must be set to 1. ADDR represents the address of the register to be read or written. DATA represents the data to be written into the address in ADDR. The ADE9103/ADE9112/ADE9113 SPI samples data on the low to high transitions of SCLK. During this operation, the MISO line contains the response to the previous command packet. After the main device completes 128 SCLK cycles, it sets the $\overline{\mathrm{CS}}$ and SCLK lines high, and the communication ends. The data lines, MOSI and MISO, go into a high impedance state, and the write completes with a single operation. During the following transaction, the ADE9103/ADE9112/ADE9113 line outputs its 128 -bit write response on MISO. This response includes a read back of the address written to on the previous operation. See Figure 50 for details of the SPI write operation.
Table 15. Command Byte for SPI Read/Write Operations

| Bit Location | Bit Name | Description |
| :--- | :--- | :--- |
| 31 | R/W | Set this bit to 1 if an SPI read operation is <br> executed. <br> Clear this bit to 0 if an SPI write operation is <br> executed. |
| 30 | LONG | Set this bit to 1 for a long frame structure. <br> Set this bit to 0 for a short frame structure. |
| $[29: 24]$ | RSRVD | Program to 0x00. |
| $[23: 16]$ | ADDR | Address of the register to be read or written. |
| $[15: 8]$ | DATA | Data payload if a write operation is executed. |
| $[7: 0]$ | CRC | CRC calculation over Bits[31:8]. |



Figure 49. Long Read SPI Transaction


Figure 50. Long Write SPI Transaction

## APPLICATIONS INFORMATION

## SPI Short Operation

A short operation can consist of either 32 bits or 48 bits. The command packet is always the final 32 bits or 48 bits of the transaction on the MOSI data line. The command response is always the first 8 bits of the MISO data line. The CRC_CCITT is the final 16 bits only when the main transmits 48 cycles on SCLK. A short SPI transaction is only compatible with a dedicated SPI configuration because the daisy chain requires 128 -bit responses.
The short read operation using the ADE9103/ADE9112/ADE9113 SPI is initiated when the main sets the $\overline{\mathrm{CS}}$ pin low and begins outputting the SCLK signal. Bit $31(R / \bar{W})$ must be set to 1 . Bit 30 (LONG) must be cleared to 0 . Bits[23:16] (ADDR) represent the address of the register to be read or written. The ADE9103/ADE9112/ ADE9113 SPI samples data on the low to high transitions of SCLK. During this operation, the MISO line contains the response to the previous command packet. After the main device complete 32 SCLK cycles or 48 SCLK cycles, it sets the $\overline{C S}$ and SCLK lines high, and the communication ends. The MISO data lines are set to a high impedance state when $\overline{\mathrm{CS}}$ is not asserted. During the following transaction, the ADE9103/ADE9112/ADE9113 line outputs its 32 -bit or 48 -bit read response on MISO. This operation contains the data in ADDR as well as ADDR +1 as requested in the prior
operation as well as STATUS0. See Figure 51 for details of the SPI short read operation.
In the case of reading any x_WAV_x register, STATUSO is excluded, and all 24 bits of the $x_{-} \bar{W} A V \_$_ is used instead.
The short write operation using the ADE9103/ADE9112/ADE9113 SPI is initiated when the main sets the $\overline{C S}$ pin low and begins outputting the SCLK signal. Bit $31(R / \bar{W})$ must be cleared to 0 . Bit 30 (LONG) must be cleared to 0 . Bits[23:16] (ADDR) represent the address of the register to be read or written. Bits[15:8] (DATA) represents the data to be written into the address in ADDR. The ADE9103/ADE9112/ADE9113 SPI samples data on the low to high transitions of SCLK. During this operation, the MISO line contains the response to the previous command packet. After the main device completes 32 SCLK cycles or 48 SCLK cycles, it sets the $\overline{C S}$ and SCLK lines high, and the communication ends. The data lines, MOSI and MISO, go into a high impedance state. The write is completed with a single operation. During the following transaction, the ADE9103/ADE9112/ADE9113 line outputs its 32-bit or 48-bit write response on MISO. This response includes a readback of the address written to on the previous operation and STATUSO. See Figure 52 for details of the SPI short write operation.


Figure 51. Short Read Transaction


Figure 52. Short Write Transaction

## APPLICATIONS INFORMATION

## SPI Format Transitions

Using a dedicated SPI configuration, there are two SPI transaction lengths: a long or short. Within every command packet, the length of the following SPI transaction is defined as shown in Figure 47. The main communicating with the ADE9103/ADE9112/ADE9113 must keep track of what size the following SPI transaction is to output the appropriate number of SCLK pulses. A scenario during which there are transitions between long and short is as follows:

1. The first successful command received by the microcontroller unit (MCU) is long.
2. The MCU disables long.
3. The MCU performs all of its register initialization as short SPI transactions.
4. At the last initialization command, long is enabled, and the MCU waits for DREADY before reading the ADC samples.

## Multiple Devices

Communicating with multiple ADE9103/ADE9112/ADE9113 can be accomplished through two methods: daisy chain and dedicated SPI. The method is determined by the hardware configuration of the ADE9103/ADE9112/ADE9113 and requires no additional configuration.


Figure 53. Multiple Devices - Daisy Chain


Figure 54. Multiple Devices - Dedicated SPI

## APPLICATIONS INFORMATION

## SPI Debug Features

The ADE9103/ADE9112/ADE9113 has two modes to aid in debugging the SPI communication: static and count mode. The two modes can be enabled by writing to Bits[3:2], STREAM_DBG, in the CONFIGO register. In static mode, the ADC registers become static and hold their value until they are written to. The register values can be read as usual through either short or long SPI transactions. To write and hold a value to the ADC registers, take the following steps:

1. Set STREAM_DBG equal to count mode (10b).
2. Wait for DREADY.
3. Write the desired values to the ADC register before the next DREADY.
4. Set STREAM_DBG equal to static mode (01b).

By outputting a known ADC value with every transaction, a user can verify that the data is being transmitted properly.
The count mode increments the values inside the ADC registers at the ADC conversion rate that is configured in Bits[2:0], DATAPATH_CONFIG, in the CONFIG_FILT register. This mode allows a user to verify their waveform streaming interface. By verifying that the read count is unbroken, the user can be assured that no data has been missed or duplicated. When entering count mode, the incrementing starts from the last value in the ADC registers. To enter count mode at a specific value, take the following steps:

1. Set STREAM_DBG equal to count mode (10b).
2. Wait for DREADY.
3. Write the desired values to the ADC register before the next DREADY.
4. On each following $\overline{\text { DREADY }}$ trigger, the ADC register values increment.

To exit either debug mode, set STREAM_DBG to normal mode.
Table 16. STREAM_DBG Bit Configuration

| STREAM_DBG | Data Mode |
| :--- | :--- |
| 00 | Normal mode |
| 01 | Static mode |
| 10 | Count mode |

## CRC of Command Packet

The 8 -bit CRC required in the command packet is calculated over Bits[31:8], has a polynomial of $0 \times 7$ as follows, an initial value of $0 \times 0$, and a final XOR of $0 \times 55$ :
$x^{8}+x^{2}+x+1$
For example, a write command to disable the
CRC_EN_SPI_WRITE bit in the CONFIGO register sends the following data on the MOSI line: $0 \times 400200 \mathrm{F9}$, where 0xF9 is the CRC.
The ADE9103/ADE9112/ADE9113 calculates the CRC after every calculation to verify successful communication. If the calculated CRC does not match the received CRC, the SPI_CRC_ERR bit (Bit 1) in STATUSO is set, and the command is not processed. This behavior can be disabled by the CRC_EN_SPI_WRITE bit (Bit 1) in the CONFIGO register.

## CRC of Response Packet

Each response from the ADE9113 is protected by a CCITT-16 CRC with a polynomial of $x^{16} x^{12} x^{5}+1$, with an initial value of $0 x$ ffff, also known as CCITT-False, which ensures a nonzero output with zero input.

## SYNCHRONIZING MULTIPLE ADE9103/ ADE9112/ADE9113 DEVICES

There are two methods for clocking multiple ADE9103/ADE9112/ ADE9113 which are described in the Power-Up and Initialization Procedures section. By initializing multiple ADE9103/ADE9112/ ADE9113 as described, all devices are using the same clock frequency. To configure all ADE9103/ADE9112/ADE9113 devices in an energy meter and provide coherent ADC output samples obtained in the same output cycle, all ADE9103/ADE9112/ADE9113 devices must have the same ADC output frequency in addition to a shared clock frequency. The DATAPATH_CONFIG bits (Bits[2:0]) in the CONFIG_FILT register selects the ADC output frequency; therefore, they must be initialized to the same value (see the ADC Output Values section for more details).

To ensure the ADC outputs of all ADE9103/ADE9112/ADE9113 devices generate samples synchronously, the MCU can perform an ALIGN, which can be used in either dedicated SPI or daisy chain. To operate under dedicated SPI, set PREP_BROADCAST = 1 in the SYNC_SNAP register. To operate under daisy-chain SPI, PREP_BROADCAST $=0$ in the SYNC_SNAP register.

The ADE9103/ADE9112/ADE9113 contains an internal 14-bit counter that functions at the XTALIN frequency. The counter is synchronized with the ADC output period and the CLKOUT/DREADY pin. When a new output period starts, the counter starts decreasing from a value determined by the DATAPATH_CONFIG bits in the CONFIG_FILT register. Table 17 details these values. Monitoring this counter enables the user to observe if any ADE9103/ADE9112/ ADE9113 device is out of sync.

ADE9103/ADE9112/ADE9113

## APPLICATIONS INFORMATION

Table 17. Counter Initial Values as a Function of DATAPATH_CONFIG Bits

| Bits[2:0], DATAPATH_CONFIG, in CONFIG_FILT Register | ADC Output Frequency (kHz) | Counter $\mathrm{C}_{0}$ Initial Value (XTALIN = 16.384 MHz ) | Counter $\mathrm{C}_{0}$ Initial Value as a Function of XTALIN |
| :---: | :---: | :---: | :---: |
| 000 | 32 | 511 | XTALIN/32000-1 |
| 001 |  |  | XTALIN/32000-1 |
| 010 |  |  | XTALIN/32000-1 |
| 011 | 8 | 2047 | XTALIN/8000-1 |
| 100 |  |  | XTALIN/8000-1 |
| 101 | 4 | 4095 | XTALIN/4000-1 |
| 110 | 2 | 8191 | XTALIN/2000-1 |
| 111 | 1 | 16383 | XTALIN/1000-1 |

The value of the counter is latched on the first falling $\overline{C S}$ edge after either ALIGN or SNAPSHOT are set in the SYNC_SNAP register. A broadcast write to all ADE9103/ADE9112/ADE9113 devices ensures that all the counters of every ADE9103/ADE9112/ADE9113 are latched at the same moment. The ALIGN or SNAPSHOT bit clears itself to 0 after one XTALIN cycle. The values of the counters offer a measure of the ADC output synchronization across all ADE9103/ADE9112/ADE9113 devices. Ideally, the values must be perfectly equal, indicating that all ADE9103/ADE9112/ADE9113 devices are fully synchronized. In reality, due to the uncertainty between the SPI clock generated by the MCU and the ADE9103/ ADE9112/ADE9113 XTALIN, a $\pm 1$ count difference between counters is acceptable. The 14-bit counter is accessed via two 8-bit registers SNAPSHOT_COUNT_H and SNAPSHOT_COUNT_LO as seen in Figure 55.

If the internal counter of one of the ADE9103/ADE9112/ADE9113 devices does not have a value correlated with the values of the counters of any the other ADE9103/ADE9112/ADE9113, then the ADC outputs of one device are no longer synchronized with the ADC outputs from the others. The ADE9103/ADE9112/ADE9113 provides a method to resynchronize all the ADE9103/ADE9112/ ADE9113 devices through ALIGN. To perform ALIGN with a daisychain SPI configuration, take the following steps:

1. Write to SYNC_SNAP of all ADE9103/ADE9112/ADE9113 devices to prepare for an ALIGN. Set PREP_BROADCAST $=0$, ALIGN $=1$, and SNAPSHOT $=0$.
2. Toggle the $\overline{C S}$ signal of all ADE9103/ADE9112/ADE9113 devices simultaneously, which can be either a null SPI command with no SCLK toggles or part of a valid command.
3. Wait 3 cycles of DREADY for the update to take effect.

To perform an ALIGN using dedicated SPI, set PREP_BROADCAST = 1 during Step 1. When an ALIGN is performed, all phases present ADC output distortions. It is recommended that this command be executed at power-up or after a hardware or software reset to minimize impact on accuracy.

To only verify the counters of all devices using a daisy-chain SPI configuration, take the following steps:

1. Write to SYNC_SNAP of all ADE9103/ADE9112/ADE9113 devices to prepare for an ALIGN. Set PREP_BROADCAST $=0$, ALIGN $=0$, and SNAPSHOT $=1$
2. Toggle the $\overline{\mathrm{CS}}$ signal of all ADE9103/ADE9112/ADE9113 devices simultaneously, which can be either a null SPI command with no SCLK toggles or part of a valid command.
3. Read back the ADC synchronization counter via the SNAPSHOT_COUNT_H and SNAPSHOT_COUNT_LO registers.
4. Compare values from each ADE9103/ADE9112/ADE9113 counter and ensure these values are within $\pm 1$ count difference between them.

If an ALIGN broadcast is performed while actively sampling instead of during the start-up procedure, it results in a discontinuity in the waveform samples impacting up to three samples. This discontinuity can result in up to a $0.1 \%$ error at half of the full-scale inputs during a RMS calculation. Synchronization typically only has to be performed at power up unless the SNAPSHOT_COUNT_H and SNAPSHOT_COUNT_LO registers show more than a $\pm \overline{1}$ count difference. It is not recommended to continuously synchronize in a short period of time.


SNAPSHOT_COUNT_HI[7:0] SNAPSHOT_COUNT_LO[7:0] 员
Figure 55. Counter Value Communicated Using Two 8 -Bit Registers

## POWER MANAGEMENT

## DC-TO-DC CONVERTER

The DC-to-DC converter section of the ADE9112 and ADE9113 works on principles that are common to most modern power supply designs. The internal DC-to-DC converter of the ADE9112 and ADE9113 is supplied by the VDD pin and is continuously active as long as the RESET pin is not asserted. In normal operation, maintain VDD between 2.97 V and 3.63 V .

VDD power is supplied to an oscillating circuit that drives the primary side of a chip-scale air core transformer. Using another chip-scale air core transformer, a feedback circuit measures $\mathrm{VDD}_{\text {. }}$ so and passes the information back into the VDD domain, where a pulse-width modulation (PWM) control block controls the AC source to maintain the floating $\mathrm{VDD}_{\text {ISO }}$ supply at 2.0 V as shown in Figure 56. This isolated voltage supply is then fed through the external ferrite filter network to the integrated 1.8 V LDO regulator at the AVDD pin.


During normal operations, the frequency of emissions is hopping between 300 MHz and 420 MHz as described in the EMI_CONFIG register (see Table 20). The EMI_CONFIG register offers four different modes for controlling the frequency spread of the AC source. The EMI_HI_LIMIT, EMI_MID_LIMIT, and EMI_LO_LIMIT are read only registers that contain the values that correspond to the frequency limits of $420 \mathrm{MHz}, 360 \mathrm{MHz}$, and 300 MHz . The EMI_LO_MASK and EMI_HI_MASK allows frequencies to be removed from the sawtooth and ramp frequency sweeps. The range of removed frequencies is inclusive of EMI_LO_MASK and EMI_HI_MASK. The EMI_LO_LIMIT and EMI_HI_LIMIT registers can be used as a reference to calculate the desired values to mask. The equations to calculate the EMI_LO_LIMIT and EMI_HI_LIMIT for a desired frequency range using the EMI_LO_LIMIT and EMI_HI_LIMIT registers is as follow:

Figure 56. Isolated DC-to-DC Converter Block Diagram
EMI_LO_MASK $=$ ROUNDUP $\left[\frac{\text { EMI_LO_LIMIT }- \text { EMI_HI_LIMIT }}{300 \mathrm{MHz}-420 \mathrm{MHz}} \times\left(\mathrm{f}_{\text {LO_M }_{-}}\right.\right.$ASK $\left.^{-300 ~ M H z}\right)+$ EMI_LO_LIMIT $]$
EMI_HI_MASK $=$ ROUNDDOWN $\left[\frac{\text { EMI_LO_LIMIT }- \text { EMI_HI_LIMIT }}{300 \mathrm{MHz}-420 \mathrm{MHz}} \times\left(\mathrm{f}_{H_{-}-M A S K}-300 \mathrm{MHz}\right)+\right.$ EMI_LO_LIMIT $]$

## POWER MANAGEMENT

When EMI_LO_MASK = EMI_HI_MASK, the frequency masking is disabled. As shown in Figure $\overline{57}$, a smaller value in the EMI_LO_MASK or EMI_HI_MASK corresponds to a higher frequency and a larger value corresponds to a lower frequency. When a new value is written into EMI_LO_MASK or EMI_HI_MASK, the ongoing ramp is not interrupted. The new value is loaded when the sawtooth reverts to the minimum or maximum or when the ramp changes directions. To prevent any errors, avoid the following scenarios:

1. The value written to EMI_LO_MASK being less than EMI_HI_MASK.
2. EMI_LO_MASK is equal to EMI_LO_LIMIT, and EMI_HI_MASK is equal to EMI_HI_LIMIT.

During these scenarios, the emissions are no longer a spread spectrum but a single tone at 360 MHz , which leads to stronger emissions that are more difficult to manage in the PCB layout.


Figure 57. Available Frequency Range with Masking Enabled
Table 18. Address 0x009, EMI_CONFIG, Bits[2:0], Electromagnetic Interference (EMI) Frequency Hopping Selection

| Bits[2:0] | Mode | Description |
| :--- | :--- | :--- |
| 000 | Sawtooth <br> frequency <br> rising | The frequency starts at the low limit, ramps up <br> to the high limit, and then returns to the low <br> limit. |
| 001 | Sawtooth <br> frequency <br> falling | Frequency starts at the high limit, ramps down <br> to the low limit, and then returns to the high <br> limit. |
| 010 | Ramp | Frequency ramps up and down between the <br> low and high limit. |
| 011 | Random <br> hopping <br> frequency <br> (default) | Frequency randomly hops around the <br> 360 MHz center frequency, which is the <br> recommended mode. |

## SOFTWARE RESET

The SWRST register (Address 0x001) manages the software reset functionality. The default value of this register is $0 \times 00$. If this register is set to 0xD6, the ADE9103/ADE9112/ADE9113 enter the software reset state. In this state, all the internal registers are reset to their default values. The DC-to-DC converter continues to function. When the software reset ends, the SWRST register clears automatically to 0 , and Bit 5 (RESET_DONE) in the STATUSO register is set to 1. If the configuration registers are protected using a WR LOCK $=0 \times D 4$ register write, first unlock the registers by writing WR_LOCK $=0 \times 5 \mathrm{E}$ and then write $0 \times D 6$ to the SWRST register to start a software reset. At this point, one of the procedures described in the Power-Up and Initialization Procedures section must be followed to initialize the ADE9103/ADE9112/ADE9113 correctly.

## HARDWARE RESET

The ADE9103/ADE9112/ADE9113 have a dedicated reset pin (RE$\overline{\mathrm{SET}}$ ). Hardware reset occurs when the RESET pin is brought low (default state is a weak pullup) for at least $1.5 \mu \mathrm{~s}$.

During a hardware reset, all the registers are set to their default values, and the DC-to-DC converter and LDO regulators are shut down. This procedure can be done simultaneously for all ADE9103/ ADE9112/ADE9113 devices in a polyphase energy meter. At the end of the reset period, the ADE9103/ADE9112/ADE9113 sets Bit 5 (RESET_DONE) to 1 in the STATUSO register. At this point, one of the procedures described in the Power-Up and Initialization Procedures section must be followed to initialize the ADE9103/ADE9112/ ADE9113 devices correctly.

## POWER-DOWN MODE

There are situations in which the ADCs of the ADE9112 and ADE9113 are not required to function, and it is desirable to lower the current consumption of the device. Holding the RESET pin low forces low power mode. In low power mode, the VLDOOUT, crystal oscillator, and isolated power delivery are disabled.
$\overline{R E S E T}$ low on the ADE9103 sets only the digital block, SPI port, and the clocking to low power mode. However, the analog circuit blocks remain powered.

In systems with more than one ADE9103/ADE9112/ADE9113, the RESET pins are tied together to lower the total current of all the ADE9103/ADE9112/ADE9113.

## LAYOUT GUIDELINES

For detailed information on the layout guidelines to follow when using the ADE9103/ADE9112/ADE9113, go to the ADE9113 product page.

## ADE9113 EVALUATION BOARD

An evaluation board built upon the ADE9113 allows users to quickly evaluate this IC. It is used in conjunction with the system demonstration plafform (EVAL-SDP-CB1Z) or an external MCU board. Users must order both the EVAL-ADE9113KTZ evaluation board and the system demonstration platform from the ADE9113 product page to evaluate the ADE9103, ADE9112 and/or ADE9113. The features of the ADE9113 are similar to the ADE9103 and ADE9112; therefore, the EVAL-ADE9113KTZ can be used to evaluate all three ICs.

## HARDWARE IDENTIFIERS

VERSION PRODUCT Address 0x07E identifies the version of the ADE9103/ADE9112/ADE9113, SILICON_REVISION Address $0 \times 07 \mathrm{D}$ identifies the version of the ADE9103/ADE9112/ADE9113, and UNIQUE_PART_ID_x Address 0x075 to Address 0x07A identify the ID of the ADE9103/ADE9112/ADE9113.

The UNIQUE_PART_ID_5 to UNIQUE_PART_ID_0 registers are a 48-bit unique ID number for each device, which enables traceability of all devices even after these devices are deployed.

## REGISTER SUMMARY

In Table 19, R means a register can be read, W means a register can be written, and W1C means write 1 to clear.
Table 19. Register Summary

| Address | Name | Description | Default Value | Access |
| :---: | :---: | :---: | :---: | :---: |
| 0x001 | SWRST | Software Reset. | 0x00 | W |
| $0 \times 002$ | CONFIGO | ADC Configuration. | 0x02 | R/W |
| $0 \times 003$ | CONFIG_FILT | Digital Filter Configuration. | 0x00 | R/W |
| 0x005 | CONFIG_ISO_ACC | Enable Access to Isolated (ISO) Register Space. The ISO side is the one with Pin 1 to Pin 14. | 0x00 | RW |
| 0x006 | CRC_RESULT_HI | Background Register Map CRC Most Significant Byte. | OxDD | R |
| 0x007 | CRC_RESULT_LO | Background Register Map CRC Least Significant Byte. | 0x8D | R |
| 0x008 | EFUSE_REFRESH | eFuse Refresh. | 0x00 | R/W |
| 0x009 | EMI_CONFIG | Configure Isolation Frequency Hopping Method. | 0x03 | R/W |
| 0x00A | EMI_HI_MASK | Emissions Mask, High Frequency Bounds. | 0x00 | RW |
| Ox00B | EMI_LO_MASK | Emissions Mask, Low Frequency Bounds. | 0x00 | R/W |
| Ox00C | EMI_HI_LIMIT | Factory Stored High Frequency Limit. Corresponds to emissions at 420 MHz . | 0x00 | R |
| 0x00D | EMI_MID_LIMIT | Factory Stored Center Frequency Value. Corresponds to emissions at 360 MHz . | 0x00 | R |
| Ox00E | EMI_LO_LIMIT | Factory Stored Low Frequency Limit. Corresponds to emissions at 300 MHz . | 0x00 | R |
| 0x00F | MASK0 | Interrupt Mask 0 Register. Mask register for STATUSO. | 0x00 | R/W |
| 0x010 | MASK1 | Interrupt Mask 1 Register. Mask register for STATUS1. | 0x00 | RW |
| $0 \times 011$ | MASK2 | Interrupt Mask 2 Register. Mask register for STATUS2. | $0 \times 10$ | R/W |
| $0 \times 012$ | CONFIG_ZX | Zero-Crossing Configuration. | 0x00 | RW |
| 0x013 | SCRATCH | Software Debug Register for Testing SPI R/W. | 0x00 | R/W |
| $0 \times 014$ | SYNC_SNAP | ADC Synchronization Register. | 0x00 | R/W |
| 0x017 | SNAPSHOT_COUNT_HI | System Timing Controller Counter Most Significant Byte. | 0x00 | R |
| 0x018 | SNAPSHOT_COUNT_LO | System Timing Controller Counter Least Significant Byte. | 0x00 | R |
| 0x01F | WR_LOCK | Configuration Lock Register. | 0x5E | R/W |
| 0x020 | STATUSO | Latched Status of High Priority Interrupts. | 0x00 | RW |
| 0x021 | STATUS1 | Latched Status of Low Priority Interrupts. | 0x00 | R/W |
| 0x022 | STATUS2 | Latched Status of Isolated ADC Interrupts. | 0x00 | R/W |
| 0x023 | COM_FLT_TYPE | ISO to NONISO Communications Fault Type. | 0x00 | R |
| 0x024 | COM_FLT_COUNT | ISO to NONISO Communications Fault Count. | 0x00 | R |
| 0x025 | CONFIG_CRC | Configuration of Background Register Map CRC. | 0x00 | R/W |
| 0x026 | I_WAV_H\| | Current Channel Waveform Data Most Significant Byte. | 0x00 | R/W |
| $0 \times 027$ | I_WAV_MD | Current Channel Waveform Data Middle Byte. | 0x00 | R/W |
| 0x028 | I_WAV_LO | Current Channel Waveform Data Least Significant Byte. | 0x00 | R/W |
| 0x029 | V1_WAV_HI | V1 Channel Waveform Data Most Significant Byte. | 0x00 | R/W |
| 0x02A | V1_WAV_MD | V1 Channel Waveform Data Middle Byte. | 0x00 | R/W |
| 0x02B | V1_WAV_LO | V1 Channel Waveform Data Least Significant Byte. | 0x00 | R/W |
| 0x02C | V2_WAV_HI | V2 Channel Waveform Data Most Significant Byte. | 0x00 | R/W |
| 0x02D | V2_WAV_MD | V2 Channel Waveform Data Middle Byte. | 0x00 | R/W |
| 0x02E | V2_WAV_LO | V2 Channel Waveform Data Least Significant Byte. | 0x00 | R/W |
| 0x075 | UNIQUE_PART_ID_5 | Unique Part ID Most Significant Byte (Byte 5). | 0x00 | R |
| $0 \times 076$ | UNIQUE_PART_ID_4 | Unique Part ID Byte 4. | $0 x \times X^{1}$ | R |
| $0 \times 077$ | UNIQUE_PART_ID_3 | Unique Part ID Byte 3. | $0 \mathrm{xXX}{ }^{1}$ | R |
| $0 \times 078$ | UNIQUE_PART_ID_2 | Unique Part ID Byte 2. | $0 x X X^{1}$ | R |
| $0 \times 079$ | UNIQUE_PART_ID_1 | Unique Part ID Byte 1. | $0 \mathrm{xXX}{ }^{1}$ | R |
| 0x07A | UNIQUE_PART_ID_0 | Unique Part ID Least Significant Byte (Byte 0). | $0 \mathrm{xXX}{ }^{1}$ | R |
| 0x07D | SILICON_REVISION | Revision Value of ISO and NONISO Silicon. | 0x22 | R |
| 0x07E | VERSION_PRODUCT | Product Version Identifier. | 0x00 | R |

## REGISTER SUMMARY

Table 19. Register Summary (Continued)

| Address | Name | Description | Default Value | Access |
| :--- | :--- | :--- | :--- | :--- |
| OxOCC | DC_OFFSET_MODE | Enable the Current Channel Input Short. | 0x00 | R/W |

1 The default value is unique to every individual IC.

## REGISTER DETAILS

Table 20. Register Details

| Addr | Name | Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 001$ | SWRST | [7:0] | SWRST | 0xD6 | Software Reset. <br> Software Reset Command. The software resets all registers to their default values. Power cycling the device may be required to correct hardware functionality. | 0x0 | W |
| 0x002 | CONFIGO | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:2] | STREAM_DBG | 00 <br> 01 <br> 10 <br> 11 | Stream Debug. Stream debug mode allows configuration of the x_WAV_x ADC output registers to simplify the debugging of the communication interface. <br> Normal Mode. The x_WAV_x registers contain the ADC results. Static Mode. The x_WAV_x registers are static and hold their value. The x_WAV_x registers can be written to change to a new value. The $x$ WAV_x registers become static and hold their value until a register write is performed to the $\times$ _WAV_x register with a new value. Programming must first be enabled with the count mode. setting before this static mode functions. <br> Count Mode. Data Increments at ADC Conversion Rate. Enables write access to $x_{-}$WAV_x registers and increments the $x_{-}$WAV_x register with every DREADY pulse. <br> Reserved. Same operation as normal mode. | 0x0 | RW |
|  |  | 1 | CRC_EN_SPI_WRITE |  | Enables CRC Check on SPI Writes. | 0x1 | R/W |
|  |  | 0 | CLKOUT_EN |  | CLKOUT Enable. Set this bit to 1 to enable CLKOUT when the device is providing the clock to the remaining ADE9103/ADE9112/ ADE9113 devices. Clear this bit to 0 if receiving an external clock, in which case, the pin is DREADY. | 0x0 | RW |
| 0x003 | CONFIG_FILT | 7 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 6 | V2_ADC_INVERT |  | Invert V2 Channel Inputs. The invert bit can be used to correct for a sensor output connected up backwards. | 0x0 | RW |
|  |  | 5 | V1_ADC_INVERT |  | Invert V1 Channel Inputs. See the V2_ADC_INVERT description. | 0x0 | RW |
|  |  | 4 | I_ADC_INVERT |  | Invert Current Channel Inputs. See the V2_ADC_INVERT description. | 0x0 | R/W |
|  |  | 3 | LPF_BW | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Filter Bandwidth Configuration. Selects the bandwidth of the digital LPF of the ADC. See the Analog-to-Digital Conversion section for details on how the ADC output frequency influences the bandwidth selection. <br> Bandwidth of 2.7 kHz at 8 kSPS output data rate. <br> Bandwidth of 3.3 kHz at 8 kSPS output data rate. | 0x0 | RW |
|  |  | [2:0] | DATAPATH_CONFIG | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \\ & 101 \\ & 110 \\ & 111 \end{aligned}$ | Digital Signal Processing Configuration. <br> Sinc3, 32 kHz Sampling. <br> Sinc3, LPF Enabled, 32 kHz Sampling. <br> Sinc3, Compensation Enabled, LPF Enabled, 32 kHz Sampling. <br> Sinc3, LPF Enabled, 8 kHz Sampling. <br> Sinc3, Compensation Enabled, LPF Enabled, 8 kHz Sampling. <br> Sinc3, LPF Enabled, 4 kHz Sampling. <br> Sinc3, LPF Enabled, 2 kHz Sampling. <br> Sinc3, LPF Enabled, 1 kHz Sampling. | 0x0 | RW |
| $0 \times 005$ | CONFIG_ISO_ACC | [7:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | ISO_WR_ACC_EN |  | Enable Write Access to DC_OFFSET_MODE Register. | 0x0 | RW |
| $0 \times 006$ | CRC_RESULT_HI | [7:0] | CRC_RESULT[15:8] |  | Register Map CRC. | 0xDD | R |
| 0x007 | CRC_RESULT_LO | [7:0] | CRC_RESULT[7:0] |  | Register Map CRC. | 0x8D | R |
| 0x008 | EFUSE_REFRESH | [7:1] | RESERVED |  | Reserved. | 0x0 | R |

## REGISTER DETAILS

Table 20. Register Details (Continued)

| Addr | Name | Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | EFUSE_REFRESH |  | Forces a Refresh of the eFuse Memory. This bit can be used as a recovery method from a eFuse memory error without having to undertake the penalty of a hardware reset. This bit auto clears on completion of eFuse refresh. | 0x0 | R/W |
| 0x009 | EMI_CONFIG | [7:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [2:0] | EMI_CONFIG | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \end{aligned}$ | EMI Frequency Hopping Selection. No functionality on the ADE9103. <br> Sawtooth Frequency Rising. Frequency starts at frequency defined by EMI_LO_LIMIT and ramps to higher frequency as defined by EMI_HI_LIMIT and then returns to EMI_LO_LIMIT. <br> Sawtooth Frequency Falling. Frequency starts at frequency defined by EMI_HI_LIMIT and ramps to a lower frequency as defined by EMI_LO_LIMIT and then returns to EMI_LO_LIMIT. <br> Ramp. Linear ramp up and down in frequency between the limits, EMI_LO_LIMIT and EMI_HI_LIMIT. <br> Random Hopping Frequency. The isolated power oscillator frequency varies $\pm 63$ trim codes around the calibrated center frequency of EMI_MID_LIMIT. | 0x3 | R/W |
| 0x00A | EMI_HI_MASK | [7:0] | EMI_HI_MASK |  | Emissions Mask, High Frequency Bounds. No functionality on the ADE9103. | 0x0 | R/W |
| 0x00B | EMI_LO_MASK | [7:0] | EMI_LO_MASK |  | Emissions Mask, Low Frequency Bounds. No functionality on the ADE9103. | 0x0 | R/W |
| Ox00C | EMI_HI_LIMIT | [7:0] | EMI_HI_LIMIT |  | Factory Stored High Frequency Limit. This stored value corresponds to emissions of $\approx 420 \mathrm{MHz}$ and can be used to set the EMI_xx_MASK. No functionality on the ADE9103. | 0x0 | R |
| Ox00D | EMI_MID_LIMIT | [7:0] | EMI_MID_LIMIT |  | Factory Stored Center Frequency Value. This stored value corresponds to emissions of $\approx 360 \mathrm{MHz}$ and can be used to set the EMI_xx_MASK. No functionality on the ADE9103. | 0x0 | R |
| 0x00E | EMI_LO_LIMIT | [7:0] | EMI_LO_LIMIT |  | Factory Stored Low Frequency Limit. This stored value corresponds to emissions of $\approx 300 \mathrm{MHz}$ and can be used to set the EMI_xx_MASK. No functionality on the ADE9103. | 0x0 | R |
| 0x00F | MASK0 | 7 | STATUS1X |  | STATUS1 Interrupt Mask. See the STATUSO register details description for corresponding status bit. Mask high to allow interrupt source to drive the $\overline{R Q}$ pin. | 0x0 | R/W |
|  |  | 6 | STATUS2X |  | STATUS2 Interrupt Mask. See the STATUSO register details description for corresponding status bit. See the STATUS1X description for mask bit functionality. | 0x0 | R/W |
|  |  | 5 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 4 | COM_UP |  | COM_UP Interrupt Mask. See the STATUSO register details description for corresponding status bit. See the STATUS1X description for mask bit functionality. | 0x0 | R/W |
|  |  | 3 | CRC_CHG |  | CRC_CHG Interrupt Mask. See the STATUSO register details description for corresponding status bit. See the STATUS1X description for mask bit functionality. | 0x0 | RW |
|  |  | 2 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 1 | SPI_CRC_ERR |  | SPI_CRC_ERR Interrupt Mask. See the STATUSO register details description for corresponding status bit. See the STATUS1X description for mask bit functionality. | 0x0 | R/W |
|  |  | 0 | COMFLT_ERR |  | COM_FLT_ERR Interrupt Mask. See the STATUSO register details description for corresponding status bit. See the STATUS1X description for mask bit functionality. | 0x0 | R/W |
| 0x010 | MASK1 | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 3 | V2_WAV_OVRNG |  | V2 Channel Overrange Interrupt Mask. | 0x0 | RW |

## REGISTER DETAILS

Table 20. Register Details (Continued)

| Addr | Name | Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2 | V1_WAV_OVRNG |  | V1 Channel Overrange Interrupt Mask. | Ox0 | R/W |
|  |  | 1 | I_WAV_OVRNG |  | Current Channel Overrange Interrupt Mask. | 0x0 | R/W |
|  |  | 0 | ADC_SYNC_DONE |  | ADC Sync Done Update Interrupt Mask. | 0x0 | R/W |
| 0x011 | MASK2 | 7 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 6 | ISO_CLK_STBL_ERR |  | Clock Stability Error Interrupt Mask. | 0x0 | R/W |
|  |  | 5 | ISO_PHY_CRC_ERR |  | Data Link CRC Error Interrupt Mask. | 0x0 | R/W |
|  |  | 4 | ISO_EFUSE_MEM_ERR |  | EFuse Memory Error Interrupt Mask. | 0x1 | R/W |
|  |  | 3 | ISO_DIG_MOD_V2_OVF |  | Digital Modulator V2 Channel Overflow Interrupt Mask. | $0 \times 0$ | R/W |
|  |  | 2 | ISO_DIG_MOD_V1_OVF |  | Digital Modulator V1 Channel Overflow Interrupt Mask. | 0x0 | R/W |
|  |  | 1 | ISO_DIG_MOD_I_OVF |  | Digital Modulator Current Channel Overflow Interrupt Mask. | $0 \times 0$ | R/W |
|  |  | 0 | ISO_TEST_MMR_ERR |  | Test Memory Mapped Register (MMR) Field Detected Interrupt Mask. | 0x0 | R/W |
| 0x012 | CONFIG_ZX | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:2] | ZX_EDGE_SEL | 00 <br> 01 <br> 10 <br> 11 | Zero-Crossing Edge Select. Select the edge behavior of the zerocrossing (ZX) circuit. <br> ZX Pin Reflects the Sign of the Input Signal. The ZX pin goes high on negative to positive ZX and low on positive to negative ZX . <br> Detect Zero Crossings with Positive Slope. When zero crossing from negative to positive, a high pulse duration of $512 \mu \mathrm{~s}$ is generated. <br> Detect Zero Crossings with Negative Slope. When zero crossing from positive to negative, a high pulse duration of $512 \mu \mathrm{~s}$ is generated. <br> Detect Zero Crossings with Positive or Negative Slopes. Combines 01 and 10. | 0x0 | R/W |
|  |  | [1:0] | ZX_CHANNEL_CONFIG | 01 <br> 10 <br> 11 | Zero-Crossing Channel Select. <br> Disable Zero-Crossing Output. <br> Output Zero-Crossing Function from the Current Channel on the ZX Pin. <br> Output Zero-Crossing Function from the V1 Channel on the ZX Pin. <br> Output Zero-Crossing Function from the V2 Channel on the ZX Pin. | 0x0 | R/W |
| $0 \times 013$ | SCRATCH | [7:0] | SCRATCH |  | Software Debug Register for Testing SPI R/W. Allows development of SPI and user software by providing a register that is R/W but has no other function on the chip. | 0x0 | R/W |
| $0 \times 014$ | SYNC_SNAP | [7:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 2 | PREP_BROADCAST |  | ADC Prepare Broadcast. Set this bit only when operating with a dedicated SPI and preparing to ALIGN or SNAPSHOT. The MISO pin is tristated to allow for the broadcast. This bit auto clears once complete. | 0x0 | R/W |
|  |  | 1 | ALIGN |  | ADC Align. When the ALIGN bit is set to 1 via a broadcast SPI write operation, all devices in the system generate ADC outputs in the same exact moment. The bit clears itself back to 0 after one XTALIN cycle. | 0x0 | R/W |
|  |  | 0 | SNAPSHOT |  | ADC Snapshot. When the SNAPSHOT bit is set to 1 via a broadcast SPI write operation, the internal counters are latched. The bit clears itself back to 0 after one XTALIN cycle. | $0 \times 0$ | R/W |
| 0x017 | SNAPSHOT_COUNT_HI | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [5:0] | SNAPSHOT_COUNT[13:8] |  | System Timing Controller Count. Snapshot value of the system timing controller counter used in the synchronization operation. | 0x0 | R |

## REGISTER DETAILS

Table 20. Register Details (Continued)

| Addr | Name | Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x018 | SNAPSHOT_COUNT_LO | [7:0] | SNAPSHOT_COUNT[7:0] |  | System Timing Controller Count. Snapshot value of the system timing controller counter used in the synchronization operation. | 0x0 | R |
| 0x01F | WR_LOCK | [7:0] | WR_LOCK | $\begin{aligned} & 0 \times D 4 \\ & 0 \times 5 E \end{aligned}$ | Configuration Register Write Lock. When enabled, the lock feature does not allow changes to writable registers of Address $0 \times 001$ to Address 0x018. <br> Lock Key. If register map is locked, the lock key value can be read. Unlock Key. if the register map is unlocked, any value can be written or read from this location. | 0x5E | R/W |
| 0x020 | STATUSO | 7 | STATUS1X |  | STATUS1 Indicator. Logical OR of the STATUS1 bit fields that have the corresponding MASK1 bit set. When this condition is satisfied, STATUS1X asserts. To clear this bit field, the source driving interrupt in STATUS1 must be cleared via a write 1 to clear (W1C). | 0x0 | R |
|  |  | 6 | STATUS2X |  | STATUS2 Indicator. See the STATUS1X description but for the STATUS2 register. | 0x0 | R |
|  |  | 5 | RESET_DONE |  | Reset Done Interrupt. Nonmaskable interrupt. This interrupt signals that the IC is ready for configuration. | 0x0 | R/W1C |
|  |  | 4 | COM_UP |  | Communication Across Isolation Established. The ADE9103/ ADE9112/ADE9113 is now fully operational and ready to send ADC waveform data. | 0x0 | RW1C |
|  |  | 3 | CRC_CHG |  | Register Map Background CRC Change Interrupt. The value of a register included in the CRC has changed. This change may be the result of user software reconfiguration; however, if this is not the case, issue a software reset and reconfigure the ADE9103/ ADE9112/ADE9113. | 0x0 | R/W1C |
|  |  | 2 | EFUSE_MEM_ERR |  | eFuse Memory Error. Nonmaskable interrupt. There was an uncorrectable error in the eFuse memory. This bit field is not W1C, and user action is to request an eFuse memory refresh using EFUSE_REFRESH. | 0x0 | R |
|  |  | 1 | SPI_CRC_ERR |  | SPI Write CRC Error Interrupt. A CRC error was detected on the previous SPI command received by the ADE9103/ADE9112/ ADE9113, and this error bit is set on the SPI read response. | 0x0 | RW1C |
|  |  | 0 | COMFLT_ERR |  | Isolation Communications Fault Interrupt. There was a fault in the communication across the isolation. See the COM FLT TYPE and COM_FLT_COUNT registers for more details on the error. | 0x0 | R/W1C |
| 0x021 | STATUS1 | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 3 | V2_WAV_OVRNG |  | ADC V2 Channel Waveform Overrange. The V2 channel ADC has exceeded the maximum range, and the output V2_WAV was clamped to 7549748d. | 0x0 | R/W1C |
|  |  | 2 | V1_WAV_OVRNG |  | ADC V1 Channel Waveform Overrange. The V1 channel ADC has exceeded the maximum range, and the output V1_WAV was clamped to 7549748d. | 0x0 | R/W1C |
|  |  | 1 | I_WAV_OVRNG |  | ADC Current Channel Waveform Overrange. The current channel ADC has exceeded the maximum range, and the output I_WAV was clamped to 7549748d. | 0x0 | RW1C |
|  |  | 0 | ADC_SYNC_DONE |  | SPI Write to ADC Synchronization Registers. When the SYNC_SNAP register is written to, this interrupt triggers. | 0x0 | RW1C |
| $0 \times 022$ | STATUS2 | 7 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 6 | ISO_CLK_STBL_ERR |  | ISO ADC Clock Stability Error Detected. | 0x0 | R/W1C |
|  |  | 5 | ISO_PHY_CRC_ERR |  | ISO PHY Error or Data Link CRC or Error Correcting Code (ECC) Error Detected. An error was detected on NONISO to ISO communications. No action necessary unless error repeatedly set. | 0x0 | RW1C |

## REGISTER DETAILS

Table 20. Register Details (Continued)

| Addr | Name | Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4 | ISO_EFUSE_MEM_ERR |  | ISO eFuse Memory Error. An uncorrectable eFuse error occurred on the ISO die, and the die was automatically reinitialized. No action necessary unless error repeatedly set. | 0x0 | R/W1C |
|  |  | 3 | ISO_DIG_MOD_V2_OVF |  | ISO Digital Modulator V2 Channel Overflow Detected. The modulators on the ISO die are automatically reset. | 0x0 | R/W1C |
|  |  | 2 | ISO_DIG_MOD_V1_OVF |  | ISO Digital Modulator V1 Channel Overflow Detected. The modulators on the ISO die are automatically reset. | 0x0 | R/W1C |
|  |  | 1 | ISO_DIG_MOD_I_OVF |  | ISO Digital Modulator Current Channel Overflow Detected on the ISO Die. The modulators on the ISO die are automatically reset. | 0x0 | RW1C |
|  |  | 0 | ISO_TEST_MMR_ERR |  | ISO Die Register Change Detected and Corrected. The watchdog on the ISO die detected that a register value changed, and the watchdog automatically corrected the change. | 0x0 | RW1C |
| 0x023 | COM_FLT_TYPE | [7:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 2 | $\begin{aligned} & \text { ISO_STATUS_RD_ECC_E } \\ & \text { RR } \end{aligned}$ |  | ISO to NONISO Status Read Error Detected. An error was detected on the transfer of status from the ISO die to NONISO die. Single bit ECC errors are corrected. This field clears when the STATUSO register, COMFLT_ERR bit (Bit ) is written to 1. | 0x0 | R |
|  |  | 1 | ISO_PHY_ERR |  | PHY Error Detected on ISO to NONISO Communications. An incorrect number of pulses was detected on the ISO interface. This field clears when the STATUSO register, Bit 0 (COMFLT_ERR) is written to 1 . | 0x0 | R |
|  |  | 0 | ISO_ECC_ERR |  | ECC Error Detected on ISO to NONISO Communications. Note that only single bit ECC errors are detected, and single bit errors are also corrected. This field clears when the STATUSO register, Bit 0 (COMFLT_ERR) is written to 1 . | 0x0 | R |
| $0 \times 024$ | COM_FLT_COUNT | [7:0] | COM_FLT_COUNT |  | ECC or PHY Error Count on ISO to NONISO Communications. This counter clears when the STATUSO register, Bit 0 (COMFLT_ERR) is written to 1 . The counter does not roll over when it reaches 255 . | 0x0 | R |
| 0x025 | CONFIG_CRC | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 1 | CRC_DONE |  | CRC Done Flag. Indicates that CRC recalculation initiated by a CRC_FORCE has completed. Or, if a scheduled CRC recalculation has yielded $n$ updated CRC flag, this flag asserts. | 0x0 | R/W1C |
|  |  | 0 | CRC_FORCE |  | Force Background Register Map CRC Recalculation. Automatically clears when CRC recalculation completes. | 0x0 | RW |
| 0x026 | I_WAV_HI | [7:0] | I_WAV[23:16] |  | ADC Current Channel Waveform Data. | 0x0 | RW |
| 0x027 | I_WAV_MD | [7:0] | I_WAV[15:8] |  | ADC Current Channel Waveform Data. | 0x0 | RW |
| 0x028 | I_WAV_LO | [7:0] | I_WAV[7:0] |  | ADC Current Channel Waveform Data. | 0x0 | RW |
| 0x029 | V1_WAV_HI | [7:0] | V1_WAV[23:16] |  | ADC V1 Channel Waveform Data. | 0x0 | RW |
| 0x02A | V1_WAV_MD | [7:0] | V1_WAV[15:8] |  | ADC V1 Channel Waveform Data. | 0x0 | R/W |
| 0x02B | V1_WAV_LO | [7:0] | V1_WAV[7:0] |  | ADC V1 Channel Waveform Data. | 0x0 | RW |
| 0x02C | V2_WAV_HI | [7:0] | V2_WAV[23:16] |  | ADC V2 Channel Waveform Data. The value of this register is always $0 \times 0$ on the ADE9112. | 0x0 | RW |
| 0x02D | V2_WAV_MD | [7:0] | V2_WAV[15:8] |  | ADC V2 Channel Waveform Data. The value of this register is always $0 \times 0$ on the ADE9112. | 0x0 | RW |
| 0x02E | V2_WAV_LO | [7:0] | V2_WAV[7:0] |  | ADC V2 Channel Waveform Data. The value of this register is always $0 \times 0$ on the ADE9112. | 0x0 | RW |
| $0 \times 075$ | UNIQUE_PART_ID_5 | [7:0] | UNIQUE_PART_ID[47:40] |  | Unique Part ID. | $0 \mathrm{xX}{ }^{1}$ | R |
| 0x076 | UNIQUE_PART_ID_4 | [7:0] | UNIQUE_PART_ID[39:32] |  | Unique Part ID. | $0 \mathrm{xX}{ }^{1}$ | R |
| 0x077 | UNIQUE_PART_ID_3 | [7:0] | UNIQUE_PART_ID[31:24] |  | Unique Part ID. | 0xX ${ }^{1}$ | R |
| $0 \times 078$ | UNIQUE_PART_ID_2 | [7:0] | UNIQUE_PART_ID[23:16] |  | Unique Part ID. | 0xX ${ }^{1}$ | R |

## REGISTER DETAILS

Table 20. Register Details (Continued)

| Addr | Name | Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x079 | UNIQUE_PART_ID_1 | [7:0] | UNIQUE_PART_ID[15:8] |  | Unique Part ID. | 0xX ${ }^{1}$ | R |
| $0 \times 07 \mathrm{~A}$ | UNIQUE_PART_ID_0 | [7:0] | UNIQUE_PART_ID[7:0] |  | Unique Part ID. | $0 \times X^{1}$ | R |
| 0x07D | SILICON_REVISION | [7:4] | NONISO_CHIP_REV |  | Silicon Revision for NONISO Chip. | $0 \times 1{ }^{2}$ | R |
|  |  | [3:0] | ISO_CHIP_REV |  | Silicon Revision for ISO Chip. | $0 \times 2{ }^{2}$ | R |
| 0x07E | VERSION_PRODUCT | [7:0] | VERSION_PRODUCT | $\begin{aligned} & 0 \\ & 1 \\ & 3 \end{aligned}$ | Version Product. <br> ADE9113. <br> ADE9112. <br> ADE9103. | $0 \times X^{3}$ | R |
| 0x0CC | DC_OFFSET_MODE | [7:0] | DC_OFFSET_MODE |  | DC Offset Mode. This mode enables the current channel input short. To short the inputs, write a 1 to the register. To disable the short, write a 0 . This register must first be unlocked with the CONFIG_ISO_ACC register. |  |  |

[^0]
## OUTLINE DIMENSIONS



Figure 58. 28-Lead Standard Small Outline, Wide Body, with Finer Pitch [SOIC_W_FP]
(RN-28-1)
Dimensions shown in millimeters
Updated: October 25, 2023

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description |  | Packing Quantity |  | Package Option |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| ADE9103ARNZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | Tube, 46 | RN-28-1 |  |  |
| ADE9103ARNZ-REEL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | Reel, 1000 | RN-28-1 |  |  |
| ADE9112ARNZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | Reel, 1000 | RN-28-1 |  |  |
| ADE9112ARNZ-REEL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | Tube, 46 | RN-28-1 |  |  |
| ADE9113ARNZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | Reel, 1000 | RN-28-1 |  |  |
| ADE9113ARNZ-REEL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | RN-28-1 |  |  |  |

1 Z = RoHS Compliant Part.

## EVALUATION BOARDS

Table 21. Evaluation Boards

| Model $^{1}$ | Description |
| :--- | :--- |
| EVAL-ADE9113KTZ | Evaluation Kit (Includes All Subboards) |
| EVAL-SDP-CB1Z | Evaluation Syhstem Controller Board |

[^1]
[^0]:    1 The default value is unique to every individual IC.
    ${ }^{2}$ Subject to change with each silicon revision.
    ${ }^{3}$ Default value follows product version.

[^1]:    1 The EVAL-SDP-CB1Z is the controller board that manages the EVAL-ADE9113KTZ evaluation board. Both boards must be ordered together.

