



High bandwidth (52 MHz), rail-to-rail output, 36 V op amp



SO8



DFN8 (3 x 3 mm)

Features

- Low offset voltage: 3 mV max @ 25 °C
- Low current consumption: 3.3 mA max / op @ 36 V
- Wide supply voltage: 4.5 to 36 V
- Gain bandwidth product: 52 MHz typ. @ 36 V
- Unity gain stable
- Rail-to-rail output
- Output current: 40 mA typ. @ 36 V
- Input common-mode voltage includes ground
- High ESD tolerance: 4 kV HBM
- EMI hardened
- Extended temperature range: -40 to +125 °C
- Automotive qualification
- Micropackage: SO8, DFN8 3x3 wettable flanks

Applications

- Industrial
- Power supplies
- Automotive

Description

The **TSB952** is a high-speed dual operational amplifier featuring an extended supply voltage operating range and rail-to-rail output. It also has an excellent speed/current consumption ratio because it is a 52 MHz gain bandwidth product, consuming less than 3.3 mA per channel at 36 V supply voltage.

The **TSB952** operates over a wide temperature range from -40 °C to +125 °C, making this device ideal for industrial and automotive applications with the associated qualification.

Thanks to its small package size, the **TSB952** can be used in applications where space on the board is limited. It can thus reduce the overall cost of the PCB.

Maturity status link

[TSB952](#)

Related products

TSB612	For lower current consumption
TSB622	For lower speed
TSB512	For rail-to-rail inputs
TSB712	For precision and rail-to-rail inputs
TSB182	For very high accuracy

1 Pin configuration

Figure 1. Pin connections (top view)




Table 1. Pin description

Pin	Pin name	Description
1	OUT1	Output
2	IN1-	Negative input voltage
3	IN1+	Positive input voltage
4	V _{CC} -	Negative supply voltage
5	IN2+	Positive input voltage
6	IN2-	Negative input voltage
7	OUT2	Output
8	V _{CC} +	Positive supply voltage

2 Absolute maximum ratings and operating conditions

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾	40	V
V _{ID}	Differential input voltage ⁽²⁾	±1.4	V
V _{IN}	Input voltage	(V _{CC-}) -0.2 to (V _{CC+}) +0.2	V
I _{IN}	Input current ⁽³⁾	10	mA
T _{STG}	Storage temperature	-65 to +150	°C
T _J	Junction temperature	150	°C
R _{TH-JA}	Thermal resistance junction to ambient ^{(4) (5)}		
	SO8	125	°C/W
	DFN8 3x3 WF	40	
ESD			
ESD	Human Body Model (HBM) ⁽⁶⁾	4000	V
	Machine Model (MM) ⁽⁷⁾	200	
	Charged Device Model (CDM) ⁽⁸⁾	1500	

1. All voltage values, except differential voltage, are with respect to the network ground terminal.
2. The differential voltage is the non-inverting input terminal with respect to the inverting input terminal.
3. Input current must be limited by a resistor in series with the inputs.
4. R_{TH} are typical values.
5. Short circuits can cause excessive heating and destructive dissipation.
6. According to JEDEC standard JESD22-A114F.
7. According to JEDEC standard JESD22-A115A.
8. According to ANSI/ESD STM5.3.1.

Table 3. Operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	4.5 to 36	V
V _{ICM}	Common-mode input voltage range	(V _{CC-}) to (V _{CC+}) -1.5	V
T	Operating free-air temperature range	-40 to +125	°C

3 Electrical characteristics

Table 4. Electrical characteristics $V_{CC} = 5\text{ V}$, $V_{icm} = V_{CC}/2$, $T = 25\text{ }^{\circ}\text{C}$ (unless otherwise specified).

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{IO}	Input offset voltage	$T = 25\text{ }^{\circ}\text{C}$			± 3	mV
		$T_{min} < T < T_{max}$			± 3.5	
$ \Delta V_{IO}/\Delta T $	Input offset voltage drift	$T_{min} < T < T_{max}$		0.9	5	$\mu\text{V}/^{\circ}\text{C}$
I_{IB}	Input bias current	$T = 25\text{ }^{\circ}\text{C}$		1	50	pA
		$T_{min} < T < T_{max}$			1000	
I_{IO}	Input offset current	$T = 25\text{ }^{\circ}\text{C}$		1	50	pA
		$T_{min} < T < T_{max}$			1000	
A_{VD}	Large signal voltage gain	$V_{OUT} = 0.3\text{ to } (V_{CC} - 0.3\text{ V})$ $R_L = 10\text{ k}\Omega$ connected to $V_{CC}/2$	96	113		dB
		$T_{min} < T < T_{max}$	86			
CMR	Common-mode rejection ratio	$V_{ICM} = 0\text{ to } V_{CC} - 1.5\text{ V}$, $V_{OUT} = V_{CC}/2$	72	88		dB
		$T_{min} < T < T_{max}$	72			
V_{OL}	Output swing from negative rail	No load		4	10	mV
		$T_{min} < T < T_{max}$			50	
		$I_{SINK} = 2\text{ mA}$		48	60	
		$T_{min} < T < T_{max}$			130	
V_{OH}	Output swing from positive rail	No load		5	15	mV
		$T_{min} < T < T_{max}$			50	
		$I_{SOURCE} = 2\text{ mA}$		51	70	
		$T_{min} < T < T_{max}$			120	
I_{OUT}	I_{SINK}	$V_{OUT} = V_{CC}^{+}$	39	44		mA
		$T_{min} < T < T_{max}$	33			
	I_{SOURCE}	$V_{OUT} = V_{CC}^{-}$	43	48		
		$T_{min} < T < T_{max}$	42			
I_{CC}	Supply current (per channel)	No load, $V_{OUT} = V_{CC}/2$		2.2	3	mA
		$T_{min} < T < T_{max}$			3.8	
AC performance						
GBP	Gain bandwidth product	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$	31	47		MHz
		$T_{min} < T < T_{max}$	30			
SR	Slew rate	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$, $AV = 1\text{ V/V}$, 10% to 90%	18	26		V/ μs
		$T_{min} < T < T_{max}$	12			
Φ_m	Phase margin	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$		47		$^{\circ}$
G_M	Gain margin	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$		13		dB
E_N	Equivalent input noise density	$f = 10\text{ kHz}$		35		nV/ $\sqrt{\text{Hz}}$
		$f = 100\text{ kHz}$		16		
$E_N\text{ P-P}$	Input voltage noise	$0.1\text{ Hz} < f < 10\text{ Hz}$		45		μV_{PP}

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
THD+N	Total harmonic distortion + noise	f = 1 kHz, Gain = 1, V _{OUT} = 2 V _{pp}		0.003		%
t _{REC}	Overload recovery time			80		ns
t _S	Settling time	0.1%, Gain = -1, 2 V step		180		ns
		0.01%, Gain = -1, 2 V step		245		
C _S	Channel separation	f = 1 kHz		120		dB

Table 5. Electrical characteristics $V_{CC} = 12\text{ V}$, $V_{icm} = V_{CC}/2$, $T = 25\text{ }^{\circ}\text{C}$, (unless otherwise specified).

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{IO}	Input offset voltage	$T = 25\text{ }^{\circ}\text{C}$			± 3	mV
		$T_{min} < T < T_{max}$			± 3.5	
$ \Delta V_{IO}/\Delta T $	Input offset voltage drift	$T_{min} < T < T_{max}$		0.8	5	$\mu\text{V}/^{\circ}\text{C}$
I_{IB}	Input bias current	$T = 25\text{ }^{\circ}\text{C}$		1	50	pA
		$T_{min} < T < T_{max}$			1000	
I_{IO}	Input offset current	$T = 25\text{ }^{\circ}\text{C}$		1	50	
		$T_{min} < T < T_{max}$			1000	
A_{VD}	Large signal voltage gain	$V_{OUT} = 0.3\text{ to } (V_{CC} - 0.3\text{ V})$ $R_L = 10\text{ k}\Omega$ connected to $V_{CC}/2$	105	113		dB
		$T_{min} < T < T_{max}$	94			
CMR	Common-mode rejection ratio	$V_{ICM} = 0\text{ to } V_{CC} - 1.5\text{ V}$, $V_{OUT} = V_{CC}/2$	80	94		dB
		$T_{min} < T < T_{max}$	80			
V_{OL}	Output swing from negative rail	No load		4	10	mV
		$T_{min} < T < T_{max}$			50	
		$I_{SINK} = 2\text{ mA}$		48	60	
		$T_{min} < T < T_{max}$			120	
V_{OH}	Output swing from positive rail	No load		5	20	mV
		$T_{min} < T < T_{max}$			50	
		$I_{SOURCE} = 2\text{ mA}$		51	70	
		$T_{min} < T < T_{max}$			120	
I_{OUT}	I_{SINK}	$V_{OUT} = V_{CC}^{+}$	38	43		mA
		$T_{min} < T < T_{max}$	33			
	I_{SOURCE}	$V_{OUT} = V_{CC}^{-}$	43	47		
		$T_{min} < T < T_{max}$	41			
I_{CC}	Supply current (per channel)	No load, $V_{OUT} = V_{CC}/2$		2.3	3	mA
		$T_{min} < T < T_{max}$			3.9	
GBP	Gain bandwidth product	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$	34	50		MHz
		$T_{min} < T < T_{max}$	32			
SR	Slew rate	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$, $AV = 1\text{ V/V}$, 10% to 90%	19	28		V/ μs
		$T_{min} < T < T_{max}$	12			
Φ_m	Phase margin	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$		49		$^{\circ}$
G_M	Gain margin	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$		12		dB
E_N	Equivalent input noise density	$f = 10\text{ kHz}$		45		nV/ $\sqrt{\text{Hz}}$
		$f = 100\text{ kHz}$		14		
$E_N\text{ P-P}$	Input voltage noise	$0.1\text{ Hz} < f < 10\text{ Hz}$		58		μV_{PP}
THD+N	Total harmonic distortion + noise	$f = 1\text{ kHz}$, Gain = 1, $V_{OUT} = 2\text{ V}_{pp}$		0.0007		%t
t_{REC}	Overload recovery time			80		ns

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t _s	Settling time	0.1%, Gain = -1, 2 V step		265		ns
		0.01%, Gain = -1, 2 V step		300		
C _s	Channel separation	f = 1 kHz		120		dB

Table 6. Electrical characteristics $V_{CC} = 36\text{ V}$, $V_{ICM} = V_{CC}/2$, $T = 25\text{ }^{\circ}\text{C}$ (unless otherwise specified).

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{IO}	Input offset voltage	$T = 25\text{ }^{\circ}\text{C}$			± 3	mV
		$T_{min} < T < T_{max}$			± 3.5	
$ \Delta V_{IO}/\Delta T $	Input offset voltage drift	$T_{min} < T < T_{max}$		1	5	$\mu\text{V}/^{\circ}\text{C}$
I_{IB}	Input bias current	$T = 25\text{ }^{\circ}\text{C}$		6	100	pA
		$T_{min} < T < T_{max}$			2000	
I_{IO}	Input offset current	$T = 25\text{ }^{\circ}\text{C}$		1	100	pA
		$T_{min} < T < T_{max}$			2000	
A_{VD}	Large signal voltage gain	$V_{OUT} = 0.3\text{ to } (V_{CC} - 0.3\text{ V})$ $R_L = 10\text{ k}\Omega$ connected to $V_{CC}/2$	108	116		dB
		$T_{min} < T < T_{max}$	97			
CMR	Common-mode rejection ratio	$V_{ICM} = 0\text{ to } V_{CC} - 1.5\text{ V}$, $V_{OUT} = V_{CC}/2$	90	105		dB
		$T_{min} < T < T_{max}$	90			
SVR	Supply voltage rejection ratio $20\text{ Log}(\Delta V_{CC} / \Delta V_{IO})$	$V_{CC} = 5\text{ to } 36\text{ V}$, $V_{ICM} = 0\text{ V}$	102	116		
		$T_{min} < T < T_{max}$	101			
V_{OL}	Output swing from negative rail	No load		5	15	mV
		$T_{min} < T < T_{max}$			50	
		$I_{SINK} = 2\text{ mA}$		51	70	
		$T_{min} < T < T_{max}$			120	
		$I_{SINK} = 15\text{ mA}$		370	420	
V_{OH}	Output swing from positive rail	No load		7	25	mV
		$T_{min} < T < T_{max}$			50	
		$I_{SOURCE} = 2\text{ mA}$		55	80	
		$T_{min} < T < T_{max}$			120	
		$I_{SOURCE} = 15\text{ mA}$		390	440	
I_{OUT}	I_{SINK}	$V_{OUT} = V_{CC}^{+}$	36	40		mA
		$T_{min} < T < T_{max}$	31			
	I_{SOURCE}	$V_{OUT} = V_{CC}^{-}$	42	46		
		$T_{min} < T < T_{max}$	41			
I_{CC}	Supply current (per channel)	No load, $V_{OUT} = V_{CC}/2$		2.6	3.3	mA
		$T_{min} < T < T_{max}$			4.1	
GBP	Gain bandwidth product	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$	35	52		MHz
		$T_{min} < T < T_{max}$	33			
SR	Slew rate	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$, $AV = 1\text{ V/V}$, 10% to 90%	21	30		$\text{V}/\mu\text{s}$
		$T_{min} < T < T_{max}$	16			
Φ_m	Phase margin	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$		52		$^{\circ}$
G_M	Gain margin	$R_L = 10\text{ k}\Omega$, $C_L = 22\text{ pF}$		12		dB

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
E_N	Equivalent input noise density	f = 10 kHz		35		nV/ $\sqrt{\text{Hz}}$
		f = 100 kHz		16		
E_N P-P	Input voltage noise	0.1 Hz < f < 10 Hz		45		μV_{PP}
THD+N	Total harmonic distortion + noise	f = 1 kHz, Gain = 1, $V_{OUT} = 2 \text{ V}_{pp}$		0.00045		%
t_{REC}	Overload recovery time			80		ns
t_S	Settling time	0.1%, Gain = -1, 2 V step		320		ns
		0.01%, Gain = -1, 2 V step		345		
C_S	Channel separation	f = 1 kHz		120		dB

4 Typical performance characteristics

$R_L = 10\text{ k}\Omega$ connected to $V_{CC}/2$ and $C_L = 22\text{ pF}$, unless otherwise specified.

Figure 2. Supply current vs. supply voltage




Figure 3. Input offset voltage production distribution at $V_{CC} = 5\text{ V}$




Figure 4. Input offset voltage production distribution at $V_{CC} = 36\text{ V}$




Figure 5. Input offset voltage vs. temperature at $V_{CC} = 5\text{ V}$










Figure 6. Input offset voltage vs. temperature at $V_{CC} = 36\text{ V}$

Figure 7. Input offset voltage thermal drift distribution at $V_{CC} = 5\text{ V}$

Figure 8. Input offset voltage thermal drift distribution at $V_{CC} = 36\text{ V}$

Figure 9. Input offset voltage vs. supply voltage

Figure 10. Input offset voltage vs. common-mode voltage at $V_{CC} = 5\text{ V}$

Figure 11. Input offset voltage vs. common-mode voltage at $V_{CC} = 36\text{ V}$








Figure 12. Input bias current vs. temperature

Figure 13. Input bias current vs. common-mode voltage at $V_{CC} = 5\text{ V}$

Figure 14. Input bias current vs. common-mode voltage at $V_{CC} = 36\text{ V}$

Figure 15. Output current vs. output voltage at $V_{CC} = 5\text{ V}$

Figure 16. Output current vs. output voltage at $V_{CC} = 36\text{ V}$

Figure 17. Output saturation voltage (V_{OL}) vs. supply voltage with $R_L = 10\text{ k}\Omega$






Figure 18. Output saturation voltage (V_{OH}) vs. supply voltage with $R_L = 10\text{ k}\Omega$

Figure 19. Output saturation voltage (V_{OL}) vs. supply voltage with $R_L = 600\ \Omega$

Figure 20. Output saturation voltage (V_{OH}) vs. supply voltage with $R_L = 600\ \Omega$

Figure 21. Positive slew rate at $V_{CC} = 36\text{ V}$








Figure 22. Negative slew rate at $V_{CC} = 36\text{ V}$

Figure 23. Slew rate vs. V_{CC}

Figure 24. Open loop bode diagram at $V_{CC} = 5\text{ V}$

Figure 25. Open loop bode diagram at $V_{CC} = 36\text{ V}$

Figure 26. Closed loop bode diagram at $V_{CC} = 5\text{ V}$

Figure 27. Closed loop bode diagram at $V_{CC} = 36\text{ V}$








Figure 28. Phase margin vs. common-mode voltage and load current at $V_{CC} = 5\text{ V}$

Figure 29. Phase margin vs. capacitive load

Figure 30. Small step response at $V_{CC} = 5\text{ V}$

Figure 31. Small step response at $V_{CC} = 36\text{ V}$

Figure 32. Desaturation from low rail at $V_{CC} = 36\text{ V}$

Figure 33. Desaturation from high rail at $V_{CC} = 36\text{ V}$











Figure 34. Small step overshoot vs. load capacitance

Figure 35. Linearity vs. load resistance at V_{CC} = 5 V

Figure 36. Settling time high to low at V_{CC} = 36 V

Figure 37. Settling time low to high at V_{CC} = 36 V

Figure 38. Noise vs. frequency

Figure 39. Noise vs. time at V_{CC} = 36 V


Figure 40. THD+N vs. output voltage at $V_{CC} = 36\text{ V}$

Figure 41. CMRR vs. frequency at $V_{CC} = 12\text{ V}$

Figure 42. PSRR vs. frequency at $V_{CC} = 12\text{ V}$


5 Application information

5.1 Operating voltages


The TSB952 device can operate from 4.5 to 36 V. The parameters are fully specified at 5 V, 12 V, and 36 V power supplies. However, the parameters are very stable over the full V_{CC} range and several characterization curves show the TSB952 device characteristics over the full operating range. Additionally, the main specifications are guaranteed in an extended temperature range from -40 to $+125$ °C.

The input common-mode range includes the V_{CC-} (low rail) but is limited to $V_{CC+} - 1.5$ V.

5.2 Input pin voltage range

The TSB952 has internal ESD diode protections on the inputs. These diodes are connected between the inputs and each supply rail to protect the input stage from electrical discharge, as shown in the figure below.

Figure 43. Input current limitation



When the input pin voltage exceeds the power supply, the ESD diodes become conductive and, depending on this voltage, excessive current can flow through them. Without a limitation this overcurrent can damage the device. Thus, the current has to be limited to 10 mA by adding a resistance in series with the input pin.

Similarly, the differential input voltage is limited by two back-to-back groups of two diodes in series between the positive and negative inputs. In order to avoid excessive current in these diodes, the differential voltage should be limited to ± 1.4 V, or the current limited to 10 mA. Such a high differential voltage can be reached when the output is in saturation mode, or slew rate limited. In particular, it can happen when the device is used in comparator mode.

The TSB952 does not show any phase reversal for any input common-mode voltage inside the absolute maximum ratings (AMR) voltage window, $(V_{CC-}) - 200$ mV $< V_{ICM} < (V_{CC+}) + 200$ mV.

5.3 Input offset voltage drift over the temperature

The maximum input voltage drift overtemperature is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset (V_{IO}) is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift overtemperature enables the system designer to anticipate the effect of temperature variations. The maximum input voltage drift overtemperature is computed using Eq. (1).

$$\frac{\Delta V_{IO}}{\Delta T} = \max \left| \frac{V_{IO}(T) - V_{IO}(25^\circ\text{C})}{T - 25^\circ\text{C}} \right|_{T = -40^\circ\text{C} \text{ and } T = 125^\circ\text{C}} \quad (1)$$

The datasheet maximum value is guaranteed by a measurement on a representative sample size ensuring a CpK (process capability index) greater than 1.3.

5.4 Unused channel

When one of the two channels of the TSB952 is not used, it must be properly connected in order to avoid internal oscillations that can negatively impact the signal integrity on the other channel, as well as the current consumption. As the TSB952 is unity gain stable, the simplest solution is to set the unused channel in follower and fix the positive input to any bias within the recommended operating range. A gain configuration can also be used.


5.5 EMI rejection

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF signal rectification. EMIRR is defined in Eq. (2):

$$EMIRR = 20 \cdot \log \left(\frac{V_{in_pp}}{\Delta V_{io}} \right) \quad (2)$$

The TSB952 has been specially designed to minimize susceptibility to the EMIRR and shows a low sensitivity. As visible in Figure 44, the EMI rejection ratio has been measured on both the inputs and the output, from 400 MHz to 2.4 GHz.

Figure 44. EMIRR on In+ and In- pins



EMIRR performance might be improved by adding small capacitances (in the pF range) on the inputs, power supply, and output pins. These capacitances help minimize the impedance of these nodes at high frequencies.

5.6 Maximum power dissipation

The maximum power supply voltage, as well as the usable output load current drive is limited by the maximum power dissipation allowed by the device package. The absolute maximum junction temperature for the TSB952 is 150 °C. The junction temperature can be estimated as follows:

$$T_J = P_D \times R_{thJA} + T_A \quad (3)$$

T_J is the die junction temperature.

P_D is the power dissipated in the package.

R_{TH-JA} is the junction to ambient thermal resistance of the package.

T_A is the ambient temperature.

The R_{TH-JA} , given in table x for the available packages, is based on the JEDEC standard JESD51, for 2s2p (4 layers) board. This value largely depends on the board layout and is given as a guideline. Be aware that the actual value can differ significantly, and optimize the power dissipation on your board if this is critical for your design. For thermally sensitive designs, favor the DFN8 version of the product that has better thermal dissipation due to its exposed pad.

The power dissipated in the package P_D is the sum of the quiescent power dissipated and the power dissipated by the output stage transistor. It is calculated as follows:


$P_D = (V_{CC} \times I_{CC}) + (V_{cc+} + V_{OUT}) \times I_{Load}$ when the op amp is sourcing the current.

$P_D = (V_{CC} \times I_{CC}) + (V_{OUT} + V_{CC-}) \times I_{Load}$ when the op amp is sinking the current.

Do not exceed the 150 °C maximum junction temperature for the device. Exceeding the junction temperature limit can cause degradation in the parametric performance or even destroy the device.

Due to the R_{th-ja} value, the SO8 package cannot be used at $V_{CC} = 36$ V and at 125 °C ambient temperature, because the maximum junction temperature would be reached. The following figure shows the maximum V_{CC} for a given ambient temperature, considering only the device maximum I_{CC} (output current is negligible).

Figure 45. Maximum V_{CC} for safe operation using SO8 package



Considering the output current limitation, the figures below give the maximum output current for a given output voltage and temperature, at $V_{CC} = 36$ V, for SO8 and DFN8 packages.

Figure 46. Maximum output current for safe operation on SO8 package






Figure 47. Maximum output current for safe operation on DFN8 package



5.7 Capacitive load and stability

A stability analysis must be performed for large capacitive loads over 22 pF. Increasing the load capacitance to high values produces gain peaking in the frequency response, with overshoot and ringing in the step response. Generally, unity gain configuration is the worst situation for stability and the ability to drive large capacitive loads. For additional capacitive load drive capability in unity gain configurations, stability can be improved by inserting a small resistor R_{ISO} (10 Ω to 47 Ω) in series with the output. This resistor significantly reduces ringing while maintaining DC performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_{ISO}/R_L . R_{ISO} modifies the maximum capacitive load acceptable from a stability point of view as described in the figure below:

Figure 48. Test configuration for R_{ISO}




Please note that $R_{ISO} = 47 \Omega$ is sufficient to make the TSB952 stable whatever the capacitive load.

5.8 Resistor values for high speed op amp design

Due to its high gain bandwidth product (GBP), this op amp is particularly sensitive to parasitic impedances. Board parasitic elements should be taken into account in any sensitive design. Indeed, excessive parasitic elements (both capacitive and inductive) in the op amp frequency range can alter performance and stability. These issues can often be mitigated by lowering the resistive impedances.

More specifically, the RC network created by the schematic resistors (R_f and R_g) and the parasitic capacitances of both the op amp and the PCB can generate a pole below or in the same order of magnitude as the closed-loop bandwidth of the circuit. In this case, the feedback circuit is not able to fully play its role at high frequency, and the application can be unstable. This issue can happen when the schematic gain is low (typically < 5), or the device is used in follower mode with a resistor in the feedback. In these cases, it is advised to use a low value feedback resistor (R_f), typically 600Ω .

Figure 49. Inverting amplifier configuration with parasitic input capacitances




Also, some designs use an input resistor on the positive input, generally of the same value as the input on the negative resistor. This resistor can be useful to balance the input currents on the positive and negative inputs, and reduce the impact of those input currents on precision. However, this is not useful with the TSB952 as the input currents are very low. Furthermore, this resistor can also interact with the input capacitances to generate a pole. The frequency of this pole should be kept higher than the closed-loop bandwidth frequency.

The macromodel provided takes into account the circuit parasitic capacitors. Thus, a transient Spice simulation (100 mV step) is an easy way to evaluate the stability of the application. However, this cannot replace a hardware evaluation of the application circuit.

5.9 Settling time

Settling time in an application can be defined as the amount of time between the input changes and the output reaching its final value. It is usually defined with a given tolerance, so the output stability is reached when the output stays within the given range around the final value. In figures 36 and 37, the settling time is measured in an inverting configuration, using the so-called “false summing node” circuit.

Figure 50. Settling time measurement configuration



This circuit is used with a step input voltage from a positive or negative value to 0 V. The measurement point being $(V_{IN} - V_{OUT})/2$, and V_{OUT} being in an ideal circuit equal to $-V_{IN}$, the measurement point gives half of the error on V_{OUT} , comparatively to V_{IN} . This error is compared to the tolerance, 0.1% or 0.01% for this circuit, to deduce the settling time. This characteristic is particularly useful when driving an ADC. It is related to the slew rate, GBP, and stability of the circuit. It also varies with the circuit gain, the circuit load, and the input voltage step value. However, computing the value of the settling time in a given configuration is not straightforward. The macromodel can give a good estimation, but prototyping can be necessary for fine circuit optimization.

5.10 PCB layout recommendations

Particular attention must be paid to the layout of the PCB tracks connected to the amplifier, load, and power supply. The power and ground traces are critical as they must provide adequate energy and grounding for all circuits. The best practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance. In addition, to minimize parasitic impedance over the entire surface, a multi-via technique that connects the bottom and top layer ground planes together in many locations is often used. The copper traces that connect the output pins to the load and supply pins should be as wide as possible to minimize trace resistance.

5.11 Macromodel


Accurate macromodels of the TSB952 device are available on the STMicroelectronics website at: www.st.com and in the STMicroelectronics simulation software eDSim. These models are a trade-off between accuracy and complexity (that is, time simulation) of the TSB952 operational amplifier. They emulate the nominal performance of a typical device within the specified operating conditions mentioned in the datasheet. They also help to validate a design approach and to select the right operational amplifier, but they do not replace on-board measurements.

6 Typical applications

6.1 Low-side current sensing

Power management mechanisms are found in most electronic systems. Current sensing is useful for protecting applications. The low-side current sensing method consists of placing a sense resistor between the load and the circuit ground. The resulting voltage drop is amplified using the TSB952 (see the figure below).

Figure 51. Low-side current sensing schematic



V_{OUT} can be expressed as follows:

$$V_{OUT} = R_{shunt} \cdot I \left(1 - \frac{R_{g2}}{R_{g2} + R_{f2}} \right) \cdot \left(1 + \frac{R_{f1}}{R_{g1}} \right) + I_p \cdot \frac{R_{g2} \cdot R_{f2}}{R_{g2} + R_{f2}} \cdot \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_n \cdot R_{f1} - \left(1 + \frac{R_{f1}}{R_{g1}} \right) \quad (4)$$


Assuming that $R_{f2} = R_{f1} = R_f$ and $R_{g2} = R_{g1} = R_g$, Eq. (4) can be simplified as follows:

$$V_{OUT} = R_{shunt} \cdot I \cdot \frac{R_f}{R_g} - V_{IO} \cdot \left(1 + \frac{R_f}{R_g} \right) + R_f \cdot I_{IO} \quad (5)$$

The main advantage of using the TSB952 for low-side current sensing relies on its speed (high bandwidth and slew rate) allowing for a better control of many applications thanks to its fast detection of current change.


7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 SO8 package information
Figure 52. SO8 package outline

Table 7. SO8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.069
A1	0.10		0.25	0.04		0.010
A2	1.25			0.049		
b	0.28	0.40	0.48	0.011	0.016	0.019
c	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40	0.635	1.27	0.016		0.050
L1		1.04			0.040	
k	1°		8°	1°		8°
ccc			0.10			0.004

Figure 53. SO8 recommended footprint



7.2 DFN8 3x3 exposed pad, wettable flank package information

Figure 54. DFN8 3x3 exposed pad, wettable flank package outline and mechanical data





Table 8. DFN8 3x3 exposed pad, wettable flank mechanical data

Symbol	mm		
	Min.	Typ.	Max.
A	0.70	0.75	0.80
A1	0.0		0.05
A3	0.20 Ref.		
b	0.25	0.30	0.35
D	2.95	3.00	3.05
D2	2.25	2.35	2.45
e	0.65 BSC		
E	2.95	3.00	3.05
E2	1.45	1.55	1.65
L	0.35	0.45	0.55
K	0.275 Ref.		
N	8		

Figure 55. DFN8 3x3 exposed pad, wettable flank footprint data



8 Ordering information

Table 9. Order code

Order code	Package	Packaging	Marking
TSB952IDT	SO8	Tape & Reel	TSB952I
TSB952IYDT ⁽¹⁾			TSB952IY
TSB952IQ2T	DFN8 3x3 WF		K2P
TSB952IYQ2T ⁽¹⁾			K2Q

1. Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q002 or equivalent.

Revision history

Table 10. Document revision history

Date	Revision	Changes
20-Feb-2024	1	Initial release.

Contents

1	Pin configuration	2
2	Absolute maximum ratings and operating conditions	3
3	Electrical characteristics	4
4	Typical performance characteristics	10
5	Application information	18
5.1	Operating voltages	18
5.2	Input pin voltage range	18
5.3	Input offset voltage drift over the temperature	18
5.4	Unused channel	19
5.5	EMI rejection	19
5.6	Maximum power dissipation	20
5.7	Capacitive load and stability	21
5.8	Resistor values for high speed op amp design	22
5.9	Settling time	23
5.10	PCB layout recommendations	23
5.11	Macromodel	23
6	Typical applications	24
6.1	Low-side current sensing	24
7	Package information	25
7.1	SO8 package information	26
7.2	DFN8 3x3 exposed pad, wettable flank package information	28
8	Ordering information	30
	Revision history	31

List of tables

Table 1.	Pin description	2
Table 2.	Absolute maximum ratings	3
Table 3.	Operating conditions	3
Table 4.	Electrical characteristics $V_{CC} = 5\text{ V}$, $V_{icm} = V_{CC}/2$, $T = 25\text{ }^{\circ}\text{C}$ (unless otherwise specified)..	4
Table 5.	Electrical characteristics $V_{CC} = 12\text{ V}$, $V_{icm} = V_{CC}/2$, $T = 25\text{ }^{\circ}\text{C}$, (unless otherwise specified).	6
Table 6.	Electrical characteristics $V_{CC} = 36\text{ V}$, $V_{icm} = V_{CC}/2$, $T = 25\text{ }^{\circ}\text{C}$ (unless otherwise specified)..	8
Table 7.	SO8 package mechanical data	26
Table 8.	DFN8 3x3 exposed pad, wettable flank mechanical data	28
Table 9.	Order code	30
Table 10.	Document revision history	31

List of figures

Figure 1.	Pin connections (top view)	2
Figure 2.	Supply current vs. supply voltage	10
Figure 3.	Input offset voltage production distribution at $V_{CC} = 5\text{ V}$	10
Figure 4.	Input offset voltage production distribution at $V_{CC} = 36\text{ V}$	10
Figure 5.	Input offset voltage vs. temperature at $V_{CC} = 5\text{ V}$	10
Figure 6.	Input offset voltage vs. temperature at $V_{CC} = 36\text{ V}$	11
Figure 7.	Input offset voltage thermal drift distribution at $V_{CC} = 5\text{ V}$	11
Figure 8.	Input offset voltage thermal drift distribution at $V_{CC} = 36\text{ V}$	11
Figure 9.	Input offset voltage vs. supply voltage	11
Figure 10.	Input offset voltage vs. common-mode voltage at $V_{CC} = 5\text{ V}$	11
Figure 11.	Input offset voltage vs. common-mode voltage at $V_{CC} = 36\text{ V}$	11
Figure 12.	Input bias current vs. temperature	12
Figure 13.	Input bias current vs. common-mode voltage at $V_{CC} = 5\text{ V}$	12
Figure 14.	Input bias current vs. common-mode voltage at $V_{CC} = 36\text{ V}$	12
Figure 15.	Output current vs. output voltage at $V_{CC} = 5\text{ V}$	12
Figure 16.	Output current vs. output voltage at $V_{CC} = 36\text{ V}$	12
Figure 17.	Output saturation voltage (V_{OL}) vs. supply voltage with $R_L = 10\text{ k}\Omega$	12
Figure 18.	Output saturation voltage (V_{OH}) vs. supply voltage with $R_L = 10\text{ k}\Omega$	13
Figure 19.	Output saturation voltage (V_{OL}) vs. supply voltage with $R_L = 600\ \Omega$	13
Figure 20.	Output saturation voltage (V_{OH}) vs. supply voltage with $R_L = 600\ \Omega$	13
Figure 21.	Positive slew rate at $V_{CC} = 36\text{ V}$	13
Figure 22.	Negative slew rate at $V_{CC} = 36\text{ V}$	14
Figure 23.	Slew rate vs. V_{CC}	14
Figure 24.	Open loop bode diagram at $V_{CC} = 5\text{ V}$	14
Figure 25.	Open loop bode diagram at $V_{CC} = 36\text{ V}$	14
Figure 26.	Closed loop bode diagram at $V_{CC} = 5\text{ V}$	14
Figure 27.	Closed loop bode diagram at $V_{CC} = 36\text{ V}$	14
Figure 28.	Phase margin vs. common-mode voltage and load current at $V_{CC} = 5\text{ V}$	15
Figure 29.	Phase margin vs. capacitive load	15
Figure 30.	Small step response at $V_{CC} = 5\text{ V}$	15
Figure 31.	Small step response at $V_{CC} = 36\text{ V}$	15
Figure 32.	Desaturation from low rail at $V_{CC} = 36\text{ V}$	15
Figure 33.	Desaturation from high rail at $V_{CC} = 36\text{ V}$	15
Figure 34.	Small step overshoot vs. load capacitance	16
Figure 35.	Linearity vs. load resistance at $V_{CC} = 5\text{ V}$	16
Figure 36.	Settling time high to low at $V_{CC} = 36\text{ V}$	16
Figure 37.	Settling time low to high at $V_{CC} = 36\text{ V}$	16
Figure 38.	Noise vs. frequency	16
Figure 39.	Noise vs. time at $V_{CC} = 36\text{ V}$	16
Figure 40.	THD+N vs. output voltage at $V_{CC} = 36\text{ V}$	17
Figure 41.	CMRR vs. frequency at $V_{CC} = 12\text{ V}$	17
Figure 42.	PSRR vs. frequency at $V_{CC} = 12\text{ V}$	17
Figure 43.	Input current limitation	18
Figure 44.	EMIRR on In+ and In- pins	19
Figure 45.	Maximum V_{CC} for safe operation using SO8 package	20
Figure 46.	Maximum output current for safe operation on SO8 package	21
Figure 47.	Maximum output current for safe operation on DFN8 package	21
Figure 48.	Test configuration for R_{ISO}	22
Figure 49.	Inverting amplifier configuration with parasitic input capacitances	22

Figure 50.	Settling time measurement configuration	23
Figure 51.	Low-side current sensing schematic	24
Figure 52.	SO8 package outline	26
Figure 53.	SO8 recommended footprint.	27
Figure 54.	DFN8 3x3 exposed pad, wettable flank package outline and mechanical data.	28
Figure 55.	DFN8 3x3 exposed pad, wettable flank footprint data.	29

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved