

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

MDT0130CIS-MULTI	240 x 240	MULTI Interface	TFT Module
		Specification	
Version: 1		Date: 29/08/2019	
		Revision	
1	28/08/2019	First issue	

Display F	eatures		
Display Size	1.30"		
Resolution	240 x 240		
Orientation	Square		
Appearance	RGB		
Logic Voltage	3.3V		oHS ompliant
Interface	Parallel/ SPI/ RGB	IVR	$\bullet  \bullet  \bullet$
Brightness	470 cd/m <sup>2</sup>	/ 4 23	mpliant
Touchscreen	SPLA	1 00	mpnant
Module Size	26.16 x 29.22 x 1.79mm		10.5%
Operating Temperature	-20°C ~ +70°C		
Pinout	45 way FFC	Box Quantity	Weight / Display
Pitch	0.3mm		

\* - For full design functionality, please use this specification in conjunction with the ST7789V specification.(Provided Separately)

Display Accessories					
Part Number	Description				

Optional Variants						
Appearances	Voltage					

## \* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorpho us silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit,back-light unit. The resolution of a 1.3'TFT-LCD contains 240X240 pixels, and can display up to 65K/262K colors

#### \* Features

-Low Input Voltage: 3.3V (TYP)

-Display Colors of TFT LCD: 65K/262K colors

-TFT Interface: 8/9/16/18Bit MCU; 3/4SPI+16/18Bit RGB


3-line/4-line Serial Interface

General Information	Specification	Unit	Note
Items	Main Panel	Offic	Note
Display area(AA)	23.4(H) *23.4(V) (1.3inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262K	colors	-
Number of pixels	240(RGB)*240	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.0975 (H) x 0.0975 (V)	mm	-
Viewing angle	ALL	o'clock	-
TFT Controller IC	ST7789V	-	-
Display mode	Transmissive/Normally Black	-	-
Operating temperature	MANUF202+70TURE •	SUPPL	Y -
Storage temperature	<b>-30∼+80</b>	$^{\circ}$	-


#### \* Mechanical Informations

Item		Min.	Тур.	Max.	Unit	Note
Modulo	Horizontal(H)		26.16		mm	-
Module size	Vertical(V)		29.22		mm	-
SIZC	Depth(D)		1.79		mm	-
Weight			TBD		g	-

# 1. Block Diagram



## **Outline dimension**



# Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	LEDA	Anode pin of backlight	Р
2	NC		
3	LEDK	Cathode pin OF backlight	Р
4	NC		
5	GND		Б
6	GND	- Ground.	P
7	VCC/VCI		
8	VCC/VCI	Supply voltage(3.3V).	P
9	IOVCC	Supply voltage(1.65-3.3V).	Р
10	SDO	SPI interface output pin. The data is output on the falling edge of the SCL signal. If not used, let this pin open.	0
11-28	DB17-DB0	18-bit parallel bi-directional data bus for MCU system and RGB i nterface mode .  Fix to GND level when not in use	I/O
29	DIN(SDA)	When IM3: Low, SPI interface input/output pin. When IM3: High, SPI interface input pin. The data is latched on the rising edge of the SCL signal. If not used, please fix this pin at IOVCC or DGND level	I/O
30	PCLK	Dot clock signal for RGB interface operation.  Fix this pin at IOVCC or GND when not in use.	ı
31	DE	Data enable signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
32	HSYNC	Line synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
33	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
34	RD	Serves as a read signal and MCU read data at the rising edge. fix this pin at IOVCC or GND when not in use.	I

35	WR(SPI-RS)	Write enable in MCU parallel interface.  Display data/command selection pin in 4-line serial interface.  Second Data lane in 2 data lane serial interface.  If not used, please fix this pin at IOVCC or DGND.	I
36	RS(SPI-SCL)	Display data/command selection pin in parallel interface.  This pin is used to be serial interface clock.  RS='1': display data or parameter.  RS='0': command data.  If not used, please fix this pin at IOVCC or DGND.	I
37	CS	Chip select input pin ("Low" enable). fix this pin at IOVCC or GND when not in use.	I
38	RESET	This signal will reset the device and must be applied to properly initialize the chip.	I
39	IM0	MPU Parallel interface bus and serial interface select If use RGB	
40	IM1	Interface must select serial interface.	I
41	IM2	Fix this pin at IOVCC and GND.	
42	NC		
43	NC	DISPLAYS	
44	NC		
45	-NC		

DESIGN • MANUFACTURE • SUPPLY

# **LCD Optical Characteristics**

# 1. Optical specification

Item		Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast Ratio		CR		640	800		OTHE.	(1)(2)
Response time	Rising+ Falling	CR Θ=0 Normal viewing T <sub>R+</sub> T <sub>F</sub> angle			30	35	msec	(1)(2)
Color gan	nut	S(%)			50		%	(1)
		Wx		0.246	0.286	0.326		
	White	W <sub>Y</sub>		0.280	0.320	0.360		
	Red	R <sub>X</sub>		0.547	0.587	0.627		
Color Filter		R <sub>Y</sub>		0.316	0.356	0.396		445
Chromacicity	Green	Gx		0.279	0.319	0.359		(1)
		G <sub>Y</sub>		0.314	0.354	0.394		
		Bx		0.111	0.151	0.191		
		B <sub>Y</sub>	1	0.063	0.103	0.143		
		ΘL		60	80			
	Hor.	ΘR	25.42	60	80			(4)
Viewing angle	ESIGI	J Ou l	1A CR>10 A	C_60) F	8€80° 5	5UPP	LY	(1)
	Ver.	ΘD		60	80			
Option View D	irection			ALL				

# 2. Measuring Condition

■ Measuring surrounding : dark room


■ Ambient temperature : 25±2°C

■ 15min. warm-up time.

# 3. Measuring Equipment


FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

# Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio (CR): measured at the center point of panel

Note (3) Definition of Response Time: Sum of  $T_{\text{R}}$  and  $T_{\text{F}}$ 



Note (4) Definition of optical measurement setup



## **Electrical Characteristics**

1. Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VCC	-0.3	4.6	V
Interface Operation Voltage	IOVCC	-0.3	4.6	V
Operating temperature	T <sub>OP</sub>	-20	+70	$^{\circ}$
Storage temperature	T <sub>ST</sub>	-30	+80	${\mathbb C}$

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

## 2. DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VCC	2.4	3.3	3.6	V	
Interface Operation Voltage	IOVCC	1.65	1.8	3.3	V	
Normal mode Current consumption	IDD		7		mA	
Lovel imput veltage	ViH	0.7 lovcc		lovcc	V	
Level input voltage	V <sub>IL</sub>	GND		0.3 lovcc	V	
Level entent veltere	V <sub>OH</sub>	0.8 lovcc		lovcc	V	
Level output voltage	V <sub>OL</sub>	GND		0.2 lovcc	V	

## 3. LED Backlight Characteristics


The back-light system is edge-lighting type with 2 chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	l <sub>F</sub>	35	40		mA	
Forward Voltage	V <sub>F</sub>		3.3		V	
LCM Luminance	L <sub>V</sub>	420	470		cd/m2	Note3
LED life time	Hr	50000			Hour	Note1,2
Uniformity	AVg	80			%	Note3


SNote (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition:

Ta=25±3 ℃, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.



NOTE 3: Luminance Uniformity of these 9 points is defined as below:




Uniformity =  $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$ 

$$\frac{\text{Luminance}}{9} = \frac{\text{Total Luminance of 9 points}}{9}$$

## **AC Characteristic**

#### 1. RGB Interface Characteristics



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25 €

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC T <sub>SYNCS</sub> VS		VSYNC, HSYNC Setup Time	30	(a <u>4</u>	ns	
ENABLE	T <sub>ENS</sub>	Enable Setup Time	25	Hall	ns	
ENABLE	T <sub>ENH</sub>	Enable Hold Time	25		ns	
	PWDH	DOTCLK High-level Pulse Width	60	1141	ns	
DOTOLK	PWDL	DOTCLK Low-level Pulse Width	60	1.20	ns	
DOTCLK	T <sub>CYCD</sub>	DOTCLK Cycle Time	120	i e§o i	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	15.5	20	ns	
DB	T <sub>PDS</sub>	PD Data Setup Time	50	10201	ns	
	T <sub>PDH</sub>	PD Data Hold Time	50	1.301	ns	

Table 7 18/16 Bits RGB Interface Timing Characteristics


Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T <sub>SYNCS</sub>	VSYNC, HSYNC Setup Time	25	1.2	ns	
ENABLE	T <sub>ENS</sub>	Enable Setup Time	25	1.20	ns	

1	T <sub>ENH</sub>	Enable Hold Time	25		ns	
	PWDH	DOTCLK High-level Pulse Width	25		ns	
DOTOLK	PWDL	DOTCLK Low-level Pulse Width	25	The L	ns	
DOTCLK -	T <sub>CYCD</sub>	DOTCLK Cycle Time	55	nê.	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	191	10	ns	
DD	T <sub>PDS</sub>	PD Data Setup Time	25		ns	
DB	T <sub>PDH</sub>	PD Data Hold Time	25	4	ns	




**DESIGN • MANUFACTURE • SUPPLY** 


## 2. 8080 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus



Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T <sub>AST</sub>	Address setup time	0		ns	
D/CX	T <sub>AHT</sub>	Address hold time (Write/Read)	10		ns	-
	T <sub>CHW</sub>	Chip select "H" pulse width	o C		hs	
- 4	T <sub>CS</sub>	Chip select setup time (Write)	15		ns n	
csx	T <sub>RCS</sub>	Chip select setup time (Read ID)	45	And	ns	
CSX	T <sub>RCSFM</sub>	Chip select setup time (Read FM)	355	-	ns	-
	T <sub>CSF</sub>	Chip select wait time (Write/Read)	10		ns	
	T <sub>CSH</sub>	Chip select hold time	10		ns	
	T <sub>WC</sub>	Write cycle	66		ns	
WRX	T <sub>WRH</sub>	Control pulse "H" duration	15		ns	
	T <sub>WRL</sub>	Control pulse "L" duration	15	. = 11	ns	
	T <sub>RC</sub>	Read cycle (ID)	160	- 11	ns	
RDX (ID)	T <sub>RDH</sub>	Control pulse "H" duration (ID)	90		ns	When read ID data
	T <sub>RDL</sub>	Control pulse "L" duration (ID)	45	11	ns	
DDV	T <sub>RCFM</sub>	Read cycle (FM)	450		ns	AA/Ib
RDX (FM)	T <sub>RDHFM</sub>	Control pulse "H" duration (FM)	90		ns	When read from
	T <sub>RDLFM</sub>	Control pulse "L" duration (FM)	355		ns	frame memory
D[17:0]	T <sub>DST</sub>	Data setup time	10		ns	For CL=30pF


T <sub>DHT</sub>	Data hold time	10		ns	
T <sub>RAT</sub>	Read access time (ID)		40	ns	
T <sub>RATFM</sub>	Read access time (FM)		340	ns	
T <sub>ODH</sub>	Output disable time	20	80	ns	





Note: The rising time and falling time (Tr, Tf) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

# 3. Serial Interface Characteristics (3-line serial)




VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 ℃

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T <sub>CSS</sub>	Chip select setup time (write)	15		ns	
	T <sub>CSH</sub>	Chip select hold time (write)	15		ns	
CSX	T <sub>CSS</sub>	Chip select setup time (read)	60		ns	
	T <sub>scc</sub>	Chip select hold time (read)	65		ns	
	T <sub>CHW</sub>	Chip select "H" pulse width	40		ns	
	T <sub>SCYCW</sub>	Serial clock cycle (Write)	66		ns	
	T <sub>SHW</sub>	SCL "H" pulse width (Write)	15		ns	
SCL	T <sub>SLW</sub>	SCL "L" pulse width (Write)	15	44	ns	
SCL	T <sub>SCYCR</sub>	Serial clock cycle (Read)	150		ns.	
	T <sub>SHR</sub>	SCL "H" pulse width (Read)	60	1	ns	
	T <sub>SLR</sub>	SCL "L" pulse width (Read)	60		ns	
SDA	T <sub>SDS</sub>	Data setup time	10		ns	
(DIN)	T <sub>SDH</sub>	Data hold time	10	77	ns	
DOLLT	T <sub>ACC</sub>	Access time	10	50	ns	For maximum CL=30pF
DOUT	Тон	Output disable time	15	50	ns	For minimum CL=8pF

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals

# 4. Serial Interface Characteristics (4-line serial)



Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	T <sub>CSS</sub>	Chip select setup time (write)	15		ns	
	T <sub>CSH</sub>	Chip select hold time (write)	15		ns	
CSX	T <sub>css</sub>	Chip select setup time (read)	60		ns	
	T <sub>scc</sub>	Chip select hold time (read)	65		ns	
	T <sub>CHW</sub>	Chip select "H" pulse width	40		ns	
201	T <sub>SCYCW</sub>	Serial clock cycle (Write)	66	And	ns	-write command & data
	T <sub>SHW</sub>	SCL "H" pulse width (Write)	15	4	ns	Carrier Section 1
	T <sub>SLW</sub>	SCL "L" pulse width (Write)	15		ns	ram
SCL	T <sub>SCYCR</sub>	Serial clock cycle (Read)	150		ns	
	T <sub>SHR</sub>	SCL "H" pulse width (Read)	60		ns	-read command & data
	T <sub>SLR</sub>	SCL "L" pulse width (Read)	60		ns	ram
D/CV	T <sub>DCS</sub>	D/CX setup time	10		ns	
D/CX	T <sub>DCH</sub>	D/CX hold time	10		ns	
SDA	T <sub>SDS</sub>	Data setup time	10		ns	
(DIN)	T <sub>SDH</sub>	Data hold time	10		ns	
DOLLT	T <sub>ACC</sub>	Access time	10	50	ns	For maximum CL=30pF
DOUT	Тон	Output disable time	15	50	ns	For minimum CL=8pF

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

#### 5. Reset Timing




Figure 7 Reset Timing

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25 €

Related Pins	Symbol	Parameter	MIN	MAX	Unit
	TRW	Reset pulse duration	10		us
RESX	TDT	District	72-	5 (Note 1, 5)	ms
	TRT Reset cancel			120 (Note 1, 6, 7)	ms


**Table 9 Reset Timing** 

#### Notes:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
  - Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
  - 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

DIDFLAID

**DESIGN • MANUFACTURE • SUPPLY** 

# **LCD Module Out-Going Quality Level**

#### 1. VISUAL & FUNCTION INSPECTION STANDARD

#### 1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5℃

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm







Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Zone D: IC Bonding Area

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

# 1 .3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class  $\,$  II AQL:


Major defect	Minor defect		
0.65	1.5		

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module

No	Items to be inspected	Criteria	Classification of defect
			s
1	Functional defects	<ol> <li>No display, Open or miss line</li> <li>Display abnormally, Short</li> <li>Backlight no lighting, abnormal lighting.</li> <li>TP no function</li> </ol>	Major
2	Missing	Missing component	aje.
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	
5	SpotLine defect	Light dot, Dim spot,Polarizer Bubble ; Polarizer accidented spot.	Minor
6	Soldering appearance	Good soldering , Peeling off is not allowed.	UPPLY
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

# 1 .4 Criteria (Visual)


Number	Items	Criteria(mm)					
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height	(1) The edge of LCD broken						
L: Length of IT		X	Y	Z			
O, T: Height of LCD		≤3.0mm	<pre><inner border="" he="" line="" of="" pre="" seal<="" t=""></inner></pre>	≤T			
	(2)LCD corner broken	X         Y         Z           ≤3.0mm         ≤L         ≤T					
DESI	GN • MANU	FACTU	RE • SUPPL	_Y			
	(3) LCD crack						
			Crack Not allowed				



	Line defect (LCD/ TP /Polarizer backligh t black/white line, scratch, stain)	Length(m Acceptate				able Qty	
3.0		Width(mm)	m)	A	ріавіе Q В	C	
		Ф≤0.03	Ignore	Ignore			
		0.03 <w≤0.04< td=""><td>L≤3.0</td><td colspan="2">N≤2 Ignor</td><td>Ignore</td></w≤0.04<>	L≤3.0	N≤2 Ignor		Ignore	
		0.04 <w≤0.05< td=""><td>L≤2.0</td><td>N≤1</td><td></td><td></td></w≤0.05<>	L≤2.0	N≤1			
		0.05 <w< td=""><td colspan="5">Define as spot defect</td></w<>	Define as spot defect				
4.0	Electronic Components SMT	Notallow missing parts, solderless connection, cold solder joint, mismatch, The positive and negative polarity opposite				lder joint, mis	
5.0	Display color&Br	<ol> <li>Color: Measuringthe color coordinates, Themeasurementstandardac cordingtothedatasheetorsamples.</li> <li>Brightness: MeasuringthebrightnessofWhitescreen,The measuremen t standard accordingtothedatasheetorSamples.</li> </ol>					
6.0	LCD Mura	By 5% ND filter invisi	ble.				

7.0	RTP Related	SIGIV I MAIV	Size Φ(mm)	/		
			Size Φ(IIIII)	Α	В	С
			Ф≤0.1	lgn	ore	
			0.1<Φ≤0.2	3 (distance	e≧ 10mm)	Ignoro
			0.25<Φ≤0.3	2		Ignore
			Ф>0.3	(	)	

			Length	Accen	ceptable Qty		
		Width(mm)	(mm)	A	В	C	
	TP film	Ф≤0.03	Ignore	Ignore			
	scratch	0.03 <w≤0.04< td=""><td>L≤3.0</td><td>N≤2</td><td></td><td>Ignore</td></w≤0.04<>	L≤3.0	N≤2		Ignore	
		0.04 <w≤0.05< td=""><td>L≤2.0</td><td>N≤1</td><td></td><td></td></w≤0.05<>	L≤2.0	N≤1			
		0.05 <w< td=""><td>D</td><td>efine as spo</td><td>defec</td><td>et</td></w<>	D	efine as spo	defec	et	
	Assembly deflection	beyond	the edge of	of backlight ≤	backlight ≤0.2mm		
	Bulge (undulation include d)	The ITO film plum	ped below	0.40mm, it's	ok.		
	/ /1i	<0.4mm				mm	
	ıs	PLA	Y	5	9),	規律性	
DESIGN	• MAN	Newton Ring areas	>1/3 TP ar	ea UPP	LY		
	Newton Rin	Newton Ring areas	≤1/3 TP ar	rea   JJJJ	2期	部署生	
				似牛帕	// )/		



riteria	( functional items)		
	Number	Items	Criteria (mm)
	1	No display	Not allowed
	2	Missing segment	Not allowed
	3	Short	Not allowed
	4	Backlight no lighting	Not allowed
	Désign •	MANTPhofunctionURE	Not allowed

# **Reliability Test Result**

Item	Condition	Inspection after test
High Temperature Operating	70℃,96H	Inspection after
Low Temperature Operating	-20℃, 96HR	2~4hours storage at
High Temperature Storage	80℃, 96HR	room temperature, the
Low Temperature Storage	-30℃, 96HR	sample shall be free
High Temperature & High Humidity	+60℃, 90% RH ,96 hours.	from defects:
Operating	100 C, 90 % RT ,90 Hours.	1.Air bubble in the
Thermal Shock (Non-operation)	-30 °C,30 min ↔ 80 °C,30 min, Change time:5min 20CYC.	LCD;
	C=150pF, R=330,5points/panel	2.Non-display;
ESD test	Air:±8KV, 5times; Contact:±6KV, 5 times;	3.Missing
	(Environment: 15℃~35℃, 30%~60%).	segments/line;
	Frequency range: 10~55Hz, Stroke: 1.5mm	4.Glass crack;
Vibration (Non-operation)	Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z.	5. Current IDD is twice
DESIGN	(6 hours for total) (Package condition).	higher than initial
Box Drop Test	1 Corner 3 Edges 6 faces,80ௌ(MEDIUM BOX)	value.

#### Remark:

- 1. The test samples should be applied to only one test item.
- 2. Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance  $\geq$  10M  $\Omega$  ) should be used.
- 4. In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.

## **Cautions and Handling Precautions**

### 1. Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

#### 2. Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 ℃ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.