

### Product Change Notification / SYST-30SWJM204

# Date:

03-Jun-2024

# **Product Category:**

8-Bit Microcontrollers

# **PCN Type:**

**Document Change** 

# **Notification Subject:**

ATtiny1624/1626/1627 Silicon Errata and Data Sheet Clarifications

# Affected CPNs:

SYST-30SWJM204\_Affected\_CPN\_06032024.pdf SYST-30SWJM204\_Affected\_CPN\_06032024.csv

# Notification Text:

SYST-30SWJM204

Microchip has released a new Document for the ATtiny1624/1626/1627 Silicon Errata and Data Sheet Clarifications of devices. If you are using one of these devices please read the document located at

#### ATtiny1624/1626/1627 Silicon Errata and Data Sheet Clarifications.

Notification Status: Final

#### Description of Change:

- Document:
- Editorial updates
- Added new errata:
- Device: 2.2.2. Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of
- Calibration Values
- NVMCTRL: 2.5.1. Wrong Reset Value of NVMCTRL.CTRLA Register
- USART: 2.8.3. Receiver Non-Functional after Detection of Inconsistent Synchronization Field
- Added new data sheet clarifications:
- I/O Multiplexing and Considerations:
- 3.1.1. I/O Multiplexing

- Electrical Characteristics:

- 3.2.1. I/O Pin Characteristics
- 3.2.2. SPI Timing Characteristics
- 3.2.3. Programming Time

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 02 June 2024

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices::N/A

# Attachments:

### ATtiny1624/1626/1627 Silicon Errata and Data Sheet Clarifications

Please contact your local Microchip sales office with questions or concerns regarding this notification.

### **Terms and Conditions:**

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections. Affected Catalog Part Numbers (CPN)

ATTINY1626-MFVA1 ATTINY1624-SSF ATTINY1624-SSFVAO ATTINY1624-XF ATTINY1626-XF ATTINY1626-SF ATTINY1626-MF ATTINY1626-MFVAO ATTINY1627-MF ATTINY1624-SSU ATTINY1624-XU ATTINY1626-XU ATTINY1626-SU ATTINY1626-MU ATTINY1627-MU ATTINY1627-MUVAO ATTINY1624-SSUR ATTINY1624-XUR ATTINY1626-XUR ATTINY1626-SUR ATTINY1626-MUR ATTINY1627-MUR ATTINY1627-MURVAO ATTINY1626-MFRVA1 ATTINY1624-SSFR ATTINY1624-SSFRVAO ATTINY1624-XFR ATTINY1626-XFR ATTINY1626-SFR ATTINY1626-MFR ATTINY1626-MFRV01 ATTINY1626-MFRVAO ATTINY1627-MFR

# **Silicon Errata and Data Sheet Clarifications**

ATtiny1624/1626/1627



The ATtiny1624/1626/1627 devices you have received conform functionally to the current device data sheet (www.microchip.com/DS40002234), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the ATtiny1624/1626/1627 devices.

#### Notes:

- This document summarizes all the silicon errata issues from all the silicon revisions, previous and current
- Refer to the Device/Revision ID section in the current device data sheet (www.microchip.com/DS40002234) for more detailed information on Device Identification and Revision IDs for your specific device, or contact your local Microchip sales office for assistance

# 1. Silicon Issue Summary Legend

- Erratum is not applicable.
- X Erratum is applicable.

Peripheral	Short Description	Valid for Silicon Revision
		Rev. E <sup>(1)</sup>
Device	2.2.1. IDD Power-Down Current Consumption	Х
	2.2.2. Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values	Х
ADC	2.3.1. ADC Stays Active in Sleep Modes for Low Latency Mode and Free Running Mode	Х
CCL	2.4.1. The CCL Must be Disabled to Change the Configuration of a Single LUT	Х
NVMCTRL	2.5.1. Wrong Reset Value of NVMCTRL.CTRLA Register	Х
TCA	2.6.1. Restart Will Reset Counter Direction in NORMAL and FRQ Mode	Х
ТСВ	2.7.1. CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode	Х
USART	2.8.1. Open-Drain Mode Does not Work When TXD Is Configured as Output	Х
	2.8.2. Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode	Х
	2.8.3. Receiver Non-Functional after Detection of Inconsistent Synchronization Field	Х

#### Note:

1. This revision is the initial release of the silicon.



### 2. Silicon Errata Issues

### 2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

### 2.2 Device

#### 2.2.1 IDD Power-Down Current Consumption

For material with date code 2045 (manufactured in the year 2020, week 45) or older, the IDD power-down leakage can exceed the targeted maximum value of 1.5 μA.

#### Work Around

None.

#### **Affected Silicon Revisions**

Rev. E X

# 2.2.2 Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values

Writing the OSCLOCK fuse in FUSE.OSCCFG to '1' prevents the automatic loading of calibration values from the signature row. The device will run with an uncalibrated OSC20M oscillator.

#### Work Around

Do not use OSCLOCK for locking the oscillator calibration value. The oscillator calibration value can be locked by writing LOCKEN in CLKCTRL.MCLKLOCK to '1' when the OSC20M oscillator is used as the Main Clock source.

#### Affected Silicon Revisions

Rev. E	
Х	

### 2.3 ADC - Analog-to-Digital Converter

#### 2.3.1 ADC Stays Active in Sleep Modes for Low Latency Mode and Free Running Mode

If the Low Latency bit (LOWLAT in ADCn.CTRLA) is '1', the ADC stays active when the device enters Power-Down or Standby sleep modes. If the Free-Running bit (FREERUN in ADCn.CTRLF) is '1', the ADC continues to run in Standby sleep mode even if the Run in Standby bit (RUNSTDBY in ADCn.CTRLA) is '0'. In both cases, the interrupts will not trigger when the device enters Power-Down or Standby sleep mode.

#### Work Around

None.

#### **Affected Silicon Revisions**

Rev. E

Х



### 2.4 CCL - Configurable Custom Logic

#### 2.4.1 The CCL Must be Disabled to Change the Configuration of a Single LUT

To reconfigure an LUT, the CCL peripheral must first be disabled (write ENABLE in CCL.CTRLA to '0'). Writing ENABLE to '0' will disable all the LUTs, and affects the LUTs not under reconfiguration.

### Work Around

None

#### Affected Silicon Revisions

Rev. E	
X	

### 2.5 NVMCTRL - Nonvolatile Memory Controller

#### 2.5.1 Wrong Reset Value of NVMCTRL.CTRLA Register

In some cases, the reset value of NVMCTRL.CTRLA will not be '0'. Even reserved bits can be read as '1' after Reset.

#### Work Around

Ignore the initial value.

#### Affected Silicon Revisions

Rev. E
X

### 2.6 TCA - 16-Bit Timer/Counter Type A

#### 2.6.1 Restart Will Reset Counter Direction in NORMAL and FRQ Mode

When the TCA is configured to a NORMAL or FRQ mode (WGMODE in TCAn.CTRLB is ' $0 \times 0$ ' or ' $0 \times 1$ '), a RESTART command or Restart event will reset the count direction to default. The default is counting upwards.

#### Work Around

None.

#### **Affected Silicon Revisions**

Rev. E	
X	

### 2.7 TCB - 16-Bit Timer/Counter Type B

#### 2.7.1 CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode

When the TCB is operating in 8-bit PWM mode (CNTMODE in TCBn.CTRLB is ' $0 \ge 7$ '), the low and high bytes for the CCMP and CNT registers act as 16-bit registers for read and write. They cannot be read or written independently.

#### Work Around

Use 16-bit register access. Refer to the data sheet for further information.

#### **Affected Silicon Revisions**

Rev. E X



#### 2.8 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

#### 2.8.1 Open-Drain Mode Does not Work When TXD Is Configured as Output

When configured as an output, the USART TXD pin can drive the pin high regardless of whether the Open-Drain mode is enabled or not.

#### Work Around

Configure the TXD pin as an input by writing the corresponding bit in PORTx.DIR to '0' when using Open-Drain mode.

#### **Affected Silicon Revisions**

Rev. E	
X	

#### 2.8.2 Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode

The Start-of-Frame Detection feature enables the USART to wake up from Standby sleep mode upon data reception. The Start-of-Frame Detector can unintentionally be triggered when the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register is set, and the device is in Active mode. If the Receive Data (RXDATA) registers are read while receiving new data, the Receive Complete Interrupt Flag (RXCIF) in the USARTn.STATUS register is cleared. This triggers the Start-of-Frame Detector and falsely detects the next falling edge as a start bit. When the Start-of-Frame Detector detects a start condition, the frame reception is restarted, resulting in corrupt received data. Note that the USART Receive Start Interrupt Flag (RXSIF) always is '0' when in Active mode. No interrupt will be triggered.

#### Work Around

Disable Start-of-Frame Detection by writing '0' to the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register when the device is in Active mode. Re-enable it by writing the bit to '1' before transitioning to Standby sleep mode. This work around depends on a protocol preventing a new incoming frame when re-enabling Start-of-Frame Detection. Re-enabling Start-of-Frame Detection, while a new frame is already incoming, will result in corrupted received data.

#### **Affected Silicon Revisions**

R	ev. E
	X

#### 2.8.3 Receiver Non-Functional after Detection of Inconsistent Synchronization Field

The USART Receiver becomes non-functional when the Inconsistent Synchronization Field Interrupt Flag (ISFIF) in the Status (USARTn.STATUS) register is set. The ISFIF interrupt flag is set when the Receiver Mode (RXMODE) bit field in the Control B (USARTn.CTRLB) register is configured to Generic Auto-Baud (GENAUTO) or LIN Constrained Auto-Baud (LINAUTO) mode, and the received synchronization frame does not conform to the conditions described in the data sheet. Clearing the flag does not re-enable the USART Receiver.

#### Work Around

When the ISFIF interrupt flag is set, disable and re-enable the USART Receiver by first writing a '0' and then a '1' to the Receiver Enable (RXEN) bit in the Control B (USARTn.CTRLB) register.

#### **Affected Silicon Revisions**

Rev. E



# 3. Data Sheet Clarifications

Note the following typographic corrections and clarifications for the latest version of the device data sheet (www.microchip.com/DS40002234).

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### 3.1 I/O Multiplexing and Considerations

#### 3.1.1 I/O Multiplexing

A clarification is made in *Table 3-1. PORT Function Multiplexing*. The "footnote 4" is also valid for LUT0-OUT on pin PB4. Functional change is shown in **bold**.

No.2         No.2 <th< th=""><th>pin</th><th>pin</th><th>pin</th><th>pin</th><th>Pin</th><th>Other/</th><th>ADC0<sup>(3)</sup></th><th>AC0</th><th>USART0</th><th>USART1</th><th>SPI0</th><th>TWI0</th><th>TCA0</th><th>TCBn</th><th>CCL</th></th<>	pin	pin	pin	pin	Pin	Other/	ADC0 <sup>(3)</sup>	AC0	USART0	USART1	SPI0	TWI0	TCA0	TCBn	CCL
23         19         16         10         PA0         RESET UPDI         AIN1         TXD(4)         TXD         MOSI         AIN1         LUT0-IN1           2         2         17         11         12         PA2         EVOUTA         AIN1         TXD(4)         TXD         MIS0         AIN1         LUT0-IN1           2         2         19         13         PA3         EXTCLK         AIN3         XCK(4)         XCK         SCK         W03         1,WO           3         3         20         14         GND         AIN4         XCK(4)         XCK         SCK         W03         1,WO           5         5         2         PA4         AIN4         XDIR(4)         XDIR         SS         W04         LUT0-UT           6         7         3         3         PA5         VREFA         AIN5         OUT         AIN6         AIN7         AIN7         AIN6         AIN7	VQFN 24-	VQFN 20-	SSOP/SOIC 20-	SSOP/SOIC 14-	Name (1,2)	Special									
24     20     17     11     PA1     AN1     TXD <sup>(A)</sup> TXD<	23	19	16	10	PA0	RESET UPDI									LUT0-IN0
1     1     18     12     PA2     EVOUTA     AIN2     PRD(A)     RXD<	24	20	17	11	PA1		AIN1		TXD <sup>(4)</sup>	TXD	MOSI				LUT0-IN1
2     19     13     PA3     PA3     PATCLK     AIN3     XCK <sup>(4)</sup> XCK     SCK     W03     1,WO       3     3     20     14     GOD     GOD     AIN3     XCK <sup>(4)</sup> XCK     SCK     W03     1,WO       5     5     1     1     VDD     AIN4     MA     XDIR <sup>(4)</sup> XDIR     SS     MO4     MO4     UT0-OUT       6     6     3     3     PA5     VREFA     AIN5     OUT     AIN4     XDIR <sup>(4)</sup> XDIR     SS     MO4     MO4     UT0-OUT       7     7     4     4     PA5     VREFA     AIN5     OUT     AIN7     AIN9     XDIR <sup>(4)</sup> XDIR     SS     MO4     MO4     UT0-OUT       7     7     4     4     PA5     VREFA     AIN5     OUT     AIN9     XDIR     AIN9     <	1	1	18	12	PA2	EVOUTA	AIN2		RxD <sup>(4)</sup>	RXD	MISO				LUT0-IN2
3     3     20     14     GND     GND     Income	2	2	19	13	PA3	EXTCLK	AIN3		ХСК <sup>(4)</sup>	XCK	SCK		WO3	1,WO	
4     4     1     VDD     VDD   <	3	3	20	14	GND										
5     2     2     PA4     MA4     MA4     MDR     MDR     SS     MO4     MO4     LUT0-OUT       6     3     3     PA5     VREA     AIN5     OUT     Free     Free     WO5     0,WO1     LUT0-OUT       7     7     4     4     PA6     AIN5     OUT     Free     Free     WO5     0,WO1     LUT0-OUT       9     5     7.7     7     7.8     7.5     7.7     7.8     7.8     7.5     7.7     7.7     7.8	4	4	1	1	VDD										
6       3       3       PAS       VREFA       AINS       OUT       Control of the second s	5	5	2	2	PA4		AIN4		XDIR <sup>(4)</sup>	XDIR	SS		WO4		LUT0-OUT
7       4       4       94       94       94       94       94       946       AIN6       AIN90       AIN90       Feed	6	6	3	3	PA5	VREFA	AIN5	OUT					WO5	0,WO	LUT3-OUT <sup>(4)</sup>
8       5       5       PA7       EVOUTA(4)       AIN7       AINP0       Image: Constraint of the	7	7	4	4	PA6		AIN6	AINN0							
9       8       9       100	8	8	5	5	PA7	EVOUTA <sup>(4)</sup>	AIN7	AINP0							LUT1-OUT
10 $\cdot$	9				PB7	EVOUTB <sup>(4)</sup>									
11       9       6       9       6       9       6       9       6       96       96       90       90       6       900       900       900       900       900       900       900       900       1000000       10000000       10000000       10000000       10000000       10000000       10000000       10000000       10000000       10000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       10000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       100000000       1000000000       1000000000       10000000000       100000000000       10000000000000000       1000000000000000000000000000000000000	10				PB6			AINP3							LUT2-OUT <sup>(4)</sup>
12       10       7       PB4       RESET(4)       AIN9       AINN1       Image: Former Fo	11	9	6		PB5	CLKOUT	AIN8	AINP1					WO2 <sup>(4)</sup>		
13       11       8       6       PB3       TOSC1       Image: RxD       Image:	12	10	7		PB4	RESET <sup>(4)</sup>	AIN9	AINN1					WO1 <sup>(4)</sup>		LUT0-OUT(4)
141297PB2TOSC2 EVOUTBTADTADImage: Second S	13	11	8	6	PB3	TOSC1			RxD				WO0 <sup>(4)</sup>		LUT2-OUT
1513108PB1AIN10AIN2XCKImage: SDAWO1Image: SDAImage: SDAImage: SDAImage: SDAWO1Image: SDAImage: SDA	14	12	9	7	PB2	TOSC2 EVOUTB			TxD				WO2		LUT2-IN2
1614119PB0AIN11AINN2XDIR $\mathbf{O}$ $\mathbf{O}$ $\mathbf{O}$ $\mathbf{U}$ <t< td=""><td>15</td><td>13</td><td>10</td><td>8</td><td>PB1</td><td></td><td>AIN10</td><td>AINP2</td><td>XCK</td><td></td><td></td><td>SDA</td><td>WO1</td><td></td><td>LUT2-IN1</td></t<>	15	13	10	8	PB1		AIN10	AINP2	XCK			SDA	WO1		LUT2-IN1
17       15       12       PC0       AIN12       XCK <sup>(4)</sup> SCK <sup>(4)</sup> G       0,WO <sup>(4)</sup> LUT3-IN0         18       16       13       PC1       AIN13       RXD <sup>(4)</sup> MISO <sup>(4)</sup> LUT3-IN1       LUT1-OUT <sup>(4)</sup> LUT3-IN1         19       17       14       PC2       EVOUTC       AIN14       TXD <sup>(4)</sup> MOSI <sup>(4)</sup> MOSI <sup>(4)</sup> IUT3-IN2         20       18       15       PC3       AIN15       XDIR <sup>(4)</sup> SS <sup>(4)</sup> WO3 <sup>(4)</sup> UT1-IN0         21       18       PC4       PC4       AIN15       AIN15       VDIR <sup>(4)</sup> SS <sup>(4)</sup> WO3 <sup>(4)</sup> LUT1-IN1         22       V       PC5       V       PC6       V       VO       VOS <sup>(4)</sup> UUT1-IN2	16	14	11	9	PB0		AIN11	AINN2	XDIR			SCL	WO0		LUT2-IN0
18       16       13       PC1       AIN13       RxD(4)       MISO(4)       Image: Second	17	15	12		PC0		AIN12			ХСК <sup>(4)</sup>	SCK <sup>(4)</sup>			0,WO <sup>(4)</sup>	LUT3-IN0
19       17       14       PC2       EVOUTC       AIN14       TxD(4)       MOSI(4)       Image: Constraint of the constraint	18	16	13		PC1		AIN13			RxD <sup>(4)</sup>	MISO <sup>(4)</sup>				LUT1-OUT <sup>(4)</sup> LUT3-IN1
20         18         15         PC3         AIN15         XDIR <sup>(4)</sup> SS <sup>(4)</sup> WO3 <sup>(4)</sup> LUT1-IN0           21         2         PC4	19	17	14		PC2	EVOUTC	AIN14			TxD <sup>(4)</sup>	MOSI <sup>(4)</sup>				LUT3-IN2
21         PC4         WO4 <sup>(4)</sup> 1,WO <sup>(4)</sup> LUT1-IN1           22         PC5         WO5 <sup>(4)</sup> LUT1-IN2	20	18	15		PC3		AIN15			XDIR <sup>(4)</sup>	<u>SS</u> (4)		WO3 <sup>(4)</sup>		LUT1-IN0
22 PC5 WO5 <sup>(4)</sup> LUT1-IN2	21				PC4								WO4 <sup>(4)</sup>	1,WO <sup>(4)</sup>	LUT1-IN1 LUT3-OUT
	22				PC5								WO5 <sup>(4)</sup>		LUT1-IN2

#### Table 3-1. PORT Function Multiplexing

#### Notes:

- 1. Pin names are P*xn* type, with *x*being the PORT instance (A, B) and *n* the pin number. Notation for signals is PORT*x*\_PIN*n*.
- 2. All pins can be used for external interrupt where pins  $P_{x2}$  and  $P_{x6}$  of each port have full asynchronous detection. All pins can be used as event input.
- 3. AIN[15:8] can not be used as negative ADC input for differential measurements.
- 4. Alternative pin location. For selecting an alternative pin location, refer to the PORTMUX section.



### 3.2 Electrical Characteristics

#### 3.2.1 I/O Pin Characteristics

A clarification of the maximum value of the pull-up resistor is made in *Table 33-16 in the Electrical Characteristics* section. Functional change is shown in **bold**.

Operating conditions:

- T<sub>A</sub> = [-40, 125]°C
- V<sub>DD</sub> = [1.8, 5.5]V, unless otherwise specified

#### Table 33-16. I/O Pin Characteristics

Symbol	Description	Condition	Min.	Тур.	Max.	Unit
VIL	Input low-voltage, except RESET pin as I/O		-0.2	-	0.3 × V <sub>DD</sub>	V
VIH	Input high-voltage, except RESET pin as I/O		$0.7 \times V_{DD}$	-	V <sub>DD</sub> + 0.2V	V
I <sub>IH</sub> / I <sub>IL</sub>	I/O pin Input leakage current, except RESET pin as I/O	V <sub>DD</sub> = 5.5V, Pin high	-	< 0.05	-	μΑ
		V <sub>DD</sub> = 5.5V, Pin low	-	< 0.05	-	
V <sub>OL</sub>	I/O pin drive strength	V <sub>DD</sub> = 1.8V, I <sub>OL</sub> = 1.5 mA	-	-	0.36	V
		V <sub>DD</sub> = 3.0V, I <sub>OL</sub> = 7.5 mA	-	-	0.6	
		V <sub>DD</sub> = 5.0V, I <sub>OL</sub> = 15 mA	-	-	1	
V <sub>OH</sub>	I/O pin drive strength	V <sub>DD</sub> = 1.8V, I <sub>OH</sub> = 1.5 mA	1.44	-	-	V
		V <sub>DD</sub> = 3.0V, I <sub>OH</sub> = 7.5 mA	2.4	-	-	
		V <sub>DD</sub> = 5.0V, I <sub>OH</sub> = 15 mA	4	-	-	
l <sub>total</sub>	Maximum combined I/O sink current per pin group <sup>(1)</sup>		-	-	100	mA
	Maximum combined I/O source current per pin group <sup>(1)</sup>		-	-	100	
V <sub>IL2</sub>	Input low-voltage on RESET pin as I/O		-0.2	-	$0.3 \times V_{DD}$	V
V <sub>IH2</sub>	Input high-voltage on RESET pin as I/O		$0.7 \times V_{DD}$	-	$V_{DD}$ + 0.2V	V
V <sub>OL2</sub>	I/O pin drive strength on RESET pin as I/O	V <sub>DD</sub> = 1.8V, I <sub>OL</sub> = 0.1 mA	-	-	0.36	V
		V <sub>DD</sub> = 3.0V, I <sub>OL</sub> = 0.25 mA	-	-	0.6	
		V <sub>DD</sub> = 5.0V, I <sub>OL</sub> = 0.5 mA	-	-	1	
V <sub>OH2</sub>	I/O pin drive strength on RESET pin as I/O	V <sub>DD</sub> = 1.8V, I <sub>OH</sub> = 0.1 mA	1.44	-	-	V
		V <sub>DD</sub> = 3.0V, I <sub>OH</sub> = 0.25 mA	2.4	-	-	
		V <sub>DD</sub> = 5.0V, I <sub>OH</sub> = 0.5 mA	4	-	-	
t <sub>RISE</sub>	Rise time	V <sub>DD</sub> = 3.0V, load = 20 pF	-	2.5	-	ns
		V <sub>DD</sub> = 5.0V, load = 20 pF	-	1.5	-	
t <sub>FALL</sub>	Fall time	V <sub>DD</sub> = 3.0V, load = 20 pF	-	2.0	-	ns
		V <sub>DD</sub> = 5.0V, load = 20 pF	-	1.3	-	
C <sub>PIN</sub>	I/O pin capacitance, unless otherwise specified		-	4	-	рF
C <sub>PIN_TOSC</sub>	I/O pin capacitance on TOSC pins <sup>(2)</sup>		-	5	-	рF
C <sub>PIN_TWI</sub>	I/O pin capacitance on TWI pins <sup>(2)</sup>		-	12	-	рF
C <sub>PIN_AC</sub>	I/O pin capacitance on AC pins <sup>(2)</sup>	PB0 and PB1	-	12	-	рF
		other AC pins	-	4	-	
C <sub>PIN_VREFA</sub>	I/O pin capacitance on ADC VREFA pin		-	14	-	рF
R <sub>P</sub>	Pull-up resistor		20	35	60	kΩ

#### Notes:

- 1. Pin group x (Px[7:0]). The combined continuous sink/source current for all I/O ports should not exceed the limits.
- 2. This capacitance is valid for pins with this functionality, even when that functionality is unused.



### 3.2.2 SPI - Timing Characteristics

A clarification regarding the SPI clock is made in *Table 33-18. SPI - Timing Characteristics*. Functional changes are shown in **bold**.

Symbol	Description	Condition	Min.	Тур.	Max.	Unit
f <sub>SCK</sub>	SCK clock frequency	Host	-	-	10	MHz
t <sub>SCK</sub>	SCK period	Host	100	-	-	ns
t <sub>SCKW</sub>	SCK high/low width	Host	-	$0.5 \times t_{SCK}$	-	ns
t <sub>SCKR</sub>	SCK rise time	Host	-	2.7	-	ns
t <sub>SCKF</sub>	SCK fall time	Host	-	2.7	-	ns
t <sub>MIS</sub>	MISO setup to SCK	Host	-	10	-	ns
t <sub>MIH</sub>	MISO hold after SCK	Host	-	10	-	ns
t <sub>MOS</sub>	MOSI setup to SCK	Host	-	$0.5 \times t_{SCK}$	-	ns
t <sub>MOH</sub>	MOSI hold after SCK	Host	-	1.0	-	ns
f <sub>SSCK</sub>	Client SCK clock frequency	Client	-	-	5	MHz
t <sub>SSCK</sub>	Client SCK Period	Client	$6 \times t_{CLK_PER}$	-	-	ns
t <sub>SSCKW</sub>	SCK high/low width	Client	$3 \times t_{CLK_PER}$	-	-	ns
t <sub>SSCKR</sub>	SCK rise time	Client	-	-	1600	ns
t <sub>SSCKF</sub>	SCK fall time	Client	-	-	1600	ns
t <sub>SIS</sub>	MOSI setup to SCK	Client	0.0	-	-	ns
t <sub>SIH</sub>	MOSI hold after SCK	Client	3 x t <sub>CLK_PER</sub>	-	-	ns
t <sub>SSS</sub>	SS setup to SCK	Client	-	t <sub>clk_per</sub>	-	ns
t <sub>SSH</sub>	SS hold after SCK	Client	-	t <sub>CLK_PER</sub>	-	ns
t <sub>SOS</sub>	MISO setup to SCK	Client	-	8.0	-	ns
t <sub>SOH</sub>	MISO hold after SCK	Client	-	13	-	ns
t <sub>SOSS</sub>	MISO setup after SS low	Client	-	11	-	ns
t <sub>SOSH</sub>	MISO hold after SS low	Client	-	8.0	-	ns

#### Table 33-18. SPI - Timing Characteristics<sup>(1)</sup>

#### Note:

1. These parameters are for design guidance only and are not production-tested.



#### 3.2.3 Programming Time

A clarification of the *Programming Time* section is made. *Table 33-34* has been upgraded from *Programming Times* to *Memory Programming Specifications* in the *Electrical Characteristics*. Functional changes are shown in **bold**.

Table 33-34.	Memory	Programming	<b>Specifications</b>
		· · • • • • • • • • • • • • • • • • • •	

Symbol	Description	Min.	Typ. †	Max.	Unit	Conditions
Data EEPR	OM Memory Specifications					
E <sub>EE</sub> *	Data EEPROM byte endurance	100k	_	_	Erase/Write cycles	-40°C ≤ T <sub>A</sub> ≤ +105°C
t <sub>ee_ret</sub>	Characteristic retention	_	40	_	Year	T <sub>A</sub> = 55°C
t <sub>EE_PBC</sub>	Page Buffer Clear (PBC)		7	_	CLK <sub>CPU</sub> cycles	
t <sub>ee_eeer</sub>	Full EEPROM Erase (EEER)		4	_	ms	
t <sub>EE_WP</sub>	Page Write (WP)	_	2	_	ms	
t <sub>ee_er</sub>	Page Erase (ER)		2	_	ms	
t <sub>ee_erwp</sub>	Page Erase-Write (ERWP)	_	4	_	ms	
Program F	lash Memory Specifications					
E <sub>FL</sub> *	Flash memory cell endurance	10k	_	_	Erase/Write cycles	-40°C ≤ T <sub>A</sub> ≤ +105°C
t <sub>fl_ret</sub>	Characteristic retention	_	40	_	Year	T <sub>A</sub> = 55°C
V <sub>FL_UPDI</sub>	V <sub>DD</sub> for Chip Erase operation	VBODLEVEL0 <sup>(1)</sup>	_	V <sub>DDMAX</sub>	V	
t <sub>FL_PBC</sub>	Page Buffer Clear (PBC)		7	_	CLK <sub>CPU</sub> cycles	
t <sub>fl_cher</sub>	Chip Erase (CHER)	_	4	_	ms	
t <sub>FL_WP</sub>	Page Write (WP)	_	2	—	ms	
t <sub>FL_ER</sub>	Page Erase (ER)	—	2	—	ms	
t <sub>FL_ERWP</sub>	Page Erase/Write (ERWP)		4	_	ms	
t <sub>fl_updi</sub>	Chip Erase with UPDI		30	_	ms	16 KB Flash

† Data in the "Typ." column is at T<sub>A</sub> = 25°C and V<sub>DD</sub> = 3.0V unless otherwise specified. These parameters are not tested and are for design guidance only.

\* These parameters are characterized but not tested in production.

Note:

 The Brown-out Detector (BOD) configured with BODLEVEL0 is forced ON during Chip Erase. The erase attempt will fail if the supply voltage V<sub>DD</sub> is below V<sub>BOD</sub> for BODLEVEL0.



# 4. Document Revision History

**Note:** The document revision is independent of the silicon revision.

### 4.1 Revision History

Doc. Rev.	Date	Comments
E	05/2024	<ul> <li>Document: <ul> <li>Editorial updates</li> </ul> </li> <li>Added new errata: <ul> <li>Device: 2.2.2. Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values</li> <li>NVMCTRL: 2.5.1. Wrong Reset Value of NVMCTRL.CTRLA Register</li> <li>USART: 2.8.3. Receiver Non-Functional after Detection of Inconsistent Synchronization Field</li> </ul> </li> <li>Added new data sheet clarifications: <ul> <li>I/O Multiplexing and Considerations:</li> <li>3.1.1. I/O Multiplexing</li> </ul> </li> <li>Electrical Characteristics: <ul> <li>3.2.1. I/O Pin Characteristics</li> <li>3.2.2. SPI - Timing Characteristics</li> <li>3.2.3. Programming Time</li> </ul> </li> </ul>
D	01/2022	<ul> <li>Added erratum: <ul> <li>ADC: 2.3.1. ADC Stays Active in Sleep Modes for Low Latency Mode and Free Running Mode</li> </ul> </li> <li>Updated erratum: <ul> <li>Device: 2.2.1. IDD Power-Down Current Consumption</li> </ul> </li> <li>Updated data sheet clarification: <ul> <li>Removed Fuses - Correct Factory Default Value for Reserved Fuse Bits is '1'</li> </ul> </li> </ul>
C	06/2021	<ul> <li>Updated errata:</li> <li>Device: 2.2.1. IDD Power-Down Current Consumption</li> <li>USART: 2.8.2. Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode</li> </ul>
В	12/2020	<ul> <li>Silicon revision D not released to production. Silicon revision E is the initial release: <ul> <li>Removed silicon revision D from <i>Silicon Issues Summary</i> and all <i>Affected Versions</i> tables</li> <li>Removed all errata only applicable to silicon revision D</li> </ul> </li> <li>Added errata: <ul> <li>Device: <i>IDD Power-Down Current Consumption</i></li> <li>CCL: <i>The CCL Must be Disabled to Change the Configuration of a Single LUT</i></li> <li>TCA: <i>Restart Will Reset Counter Direction in NORMAL and FRQ Mode</i></li> <li>TCB: <i>CCMP and CNT Registers Operate as 16-Bit Registers in 8-Bit PWM Mode</i></li> <li>USART: <i>Open-Drain Mode Does Not Work When TXD is Configured as Output</i></li> </ul> </li> <li>Added data sheet clarification: <ul> <li>Fuses: <i>Correct Factory Default Value for Reserved Fuse Bits is '1'</i></li> </ul> </li> </ul>
A	07/2020	Initial document release



# **Microchip Information**

### The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

### **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: <a href="http://www.microchip.com/support">www.microchip.com/support</a>

### **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

#### Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure



that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/ client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.



All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-4610-5

#### **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
Web Address:	China - Chongqing	Japan - Osaka	Finland - Espoo
www.microchip.com	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
Atlanta	China - Dongguan	Japan - Tokyo	France - Paris
Duluth GA	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Tel: 678-957-9614	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Fax: 678-957-1455	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Austin, TX	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Tel: 512-257-3370	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Boston	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Westborough, MA	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Tel: 774-760-0087	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Fax: 774-760-0088	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Chicago	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Itasca, IL	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
1el: 630-285-0071	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Dallas	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Tel: 972-818-7423	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Fax: 972-818-2924	China - Shenzhen	Taiwan - Kaohsiung	Israel - Hod Hasharon
Detroit	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 9/2-9-7/5-5100
Novi, MI	China - Suzhou	Taiwan - Taipei	Italy - Milan
Tel: 248-848-4000	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Houston, TX	China - Wuhan	Thailand - Bangkok	Italy - Padoya
Tel: 281-894-5983	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Tel: 39-049-7625286
Indianapolis	China - Xian	Vietnam - Ho Chi Minh	Netherlands - Drunen
Noblesville, IN	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Tel: 31-416-690399
Tel: 317-773-8323	China - Xiamen		Fax: 31-416-690340
Fax: 317-773-5453	Tel: 86-592-2388138		Norway - Trondheim
	China - Zhuhai		Tel: 47-72884388
Mission Vielo CA	Tel: 86-756-3210040		Poland - Warsaw
Tel: 949-462-9523			Tel: 48-22-3325737
Fax: 949-462-9608			Romania - Bucharest
Tel: 951-273-7800			Tel: 40-21-407-87-50
Raleigh, NC			Spain - Madrid
Tel: 919-844-7510			Tel: 34-91-708-08-90
New York, NY			Fax: 34-91-708-08-91
Tel: 631-435-6000			Sweden - Gothenberg
San Jose, CA			Tel: 46-31-704-60-40
Tel: 408-735-9110			Sweden - Stockholm
Tel: 408-436-4270			Tel: 46-8-5090-4654
Canada - Toronto			UK - Wokingham
Tel: 905-695-1980			Tel: 44-118-921-5800
raλ, 909-099-20/δ			Fax: 44-118-921-5820