

Vishay Sfernice

# **Surface Mount Power Resistor Thick Film Technology**



# **FEATURES**


- AEC-Q200 qualified
- 35 W at 25 °C case temperature
- Surface mounted resistor TO-263 (D<sup>2</sup>PAK) style package
- Wide resistance range from 1  $\Omega$  to 14 k $\Omega$
- Non inductive
- Higher pulse absorption, up to 15 J/0.1 s
- Solder reflow secure at 270 °C/10 s
- · Material categorization: for definitions of compliance please see www.vishav.com/doc?99912



### **LINKS TO ADDITIONAL RESOURCES**



D2TO35 H is the extension of D2TO35. This unique design is able to absorb 30 % more energy than standard D2TO35.



#### **Notes**

- For the assembly on board, we recommend the lead (Pb)-free thermal profile as per J-STD-020C
- Power dissipation is 3.5 W at an ambient temperature of 25 °C when mounted on a double sided copper board using FR4 HTG, 70 µm of copper, 39 mm x 30 mm x 1.6 mm, with thermal vias
- Planarity measurement according to JEDEC® TO-263D

STANDA	STANDARD ELECTRICAL SPECIFICATIONS						
MODEL	SIZE	$\begin{array}{c} \textbf{RESISTANCE} \\ \textbf{RANGE} \\ \Omega \end{array}$	RATED POWER  P <sub>25 °C</sub> W	LIMITING ELEMENT VOLTAGE U <sub>L</sub> V	TOLERANCE ± %	TEMPERATURE COEFFICIENT ± ppm/°C	$\begin{array}{c} \textbf{CRITICAL} \\ \textbf{RESISTANCE} \\ \Omega \end{array}$
D2TO35H	TO-263	1 to 14K	35	500	2, 5, 10	150	7.14K

MECHANICAL SPECIFICATIONS				
Mechanical Protection Molded				
Resistive Element	Thick film			
Substrate	Alumina			
Connections	Tinned copper			
Weight	3 g max.			

ENVIRONMENTAL SPECIFICATIONS				
Temperature Range -55 °C to +175 °C				
	IEC 60695-11-5			
Flammability	Application time: $t_a = 10 \text{ s}$ Burning duration: $t_b < 30 \text{ s}$			

Revision: 25-Mar-2024 Document Number: 51089





TECHNICAL SPECIFICATIONS			
Power Rating and Thermal Resistance of the Component	35 W at 25 °C (case temperature) R <sub>TH (j - c)</sub> : 4.28 °C/W		
Temperature Coefficient	See Special Features table		
Standard	± 150 ppm/°C		
Dielectric Strength IEC 60115-1	2000 V <sub>RMS</sub> - 1 min - 10 mA max. (between terminals and board)		
Insulation Resistance	$\geq 10^4 \text{ M}\Omega$		
Inductance	≤ 0.1 µH		

DIMENSIONS	
Standard Package	TO-263 style (D <sup>2</sup> PAK)

SPECIAL FEATURES			
Resistance Values	≥1		
Tolerances	± 2 % at ± 10 %		
Requirement Temperature Coefficient (TCR) (-55 °C +150 °C) IEC 60115-1	± 150 ppm/°C		

PERFORMANCE				
TESTS	CONDITIONS	REQUIREMENTS		
Momentary Overload	IEC 60115-1 §4.13 1.7 Pr 5 s for $R < 2$ Ω 1.4 Pr 5 s for $R \ge 2$ Ω US < 1.5 UL	± (0.25 % + 0.005 Ω)		
Load Life	IEC 60115-1 1000 h, 90/30 Pr at +25 °C	$\pm (0.5 \% + 0.005 \Omega)$		
High Temperature Exposure	AEC-Q200 rev. D conditions: MIL-STD-202 method 108 1000 h, +175 °C, unpowered	± (0.25 % + 0.005 Ω)		
Temperature Cycling	Pre-conditioning 3 reflows according JESTD020D IEC 60068-2-14 test Na 1000 cycles, -55 °C, +175 °C Dwell time - 15 min	± (0.5 % + 0.005 Ω)		
Moisture Resistance	AEC-Q200 rev. D conditions: MIL-STD-202 method 106 10 cycles, 24 h, unpowered	$\pm (0.5 \% + 0.005 \Omega)$		
Biased Humidity	AEC-Q200 rev. D conditions: MIL-STD-202 method 103 1000 h, 85 °C, 85% RH	$\pm$ (0.5 % + 0.005 $\Omega$ )		
Operational Life	AEC-Q200 rev. D conditions: Pre-conditioning 3 reflows according JESTD020D MIL-STD-202 method 108 2000 h, 90/30, powered, +125 °C	$\pm (0.5 \% + 0.005 \Omega)$		
ESD Human Body Model	AEC-Q200 rev. D conditions: AEC-Q200-002 25 kV <sub>AD</sub>	± (0.5 % + 0.005 Ω)		
Vibration	AEC-Q200 rev. D conditions:  MIL-STD-202 method 204 5 g's for 20 min, 12 cycles test from 10 Hz to 2000 Hz	± (0.2 % + 0.005 Ω)		
Mechanical Shock	AEC-Q200 rev. D conditions: MIL-STD-202 method 213 100 g's, 6 ms, 3.75 m/s 3 shocks/direction	± (0.2 % + 0.005 Ω)		
Board Flex	AEC-Q200 rev. D conditions: AEC-Q200-005 bending 2 mm, 60 s	± (0.25 % + 0.01 Ω)		
Terminal Strength	AEC-Q200 rev. D conditions: AEC-Q200-006 1.8 kgf, 60 s	± (0.25 % + 0.01 Ω)		



# **D2TO35H**

# Vishay Sfernice

ASSEMBLY SPECIFICATIONS					
For the assembly on board, we recommend the lead (Pb)-free thermal profile as per J-STD-020C					
TESTS CONDITIONS REQUIREMENTS					
Resistance to Soldering Heat	IEC 60115-1 IEC 60068-2-58 Solder bath method: 270 °C/10 s	± (0.5 % + 0.005 Ω)			
Moisture Sensitivity Level (MSL)	IPC/JEDEC <sup>®</sup> J-STD-020C 85 °C / 85 % RH / 168 h	Level: 1 + pass requirements of TCR overload and dielectric strength after MSL			

### **CHOICE OF THE BOARD**

The user must choose the board according to the working conditions of the component (power, room temperature). Maximum working temperature must not exceed 175 °C. The dissipated power is simply calculated by the following ratio:

$$P \, = \, \frac{\Delta T}{R_{TH \, (j \, - \, c)} + R_{TH \, (c \, - \, h)} + R_{TH \, (h \, - \, a)}} {}^{(1)}$$

P: expressed in W

ΔT: difference between maximum working temperature and room temperature or fluid cooling temperature

R<sub>TH (j - c)</sub>: thermal resistance value measured between resistive layer and outer side of the resistor. It is the thermal resistance of the component: 4.28 °C/W.

R<sub>TH (C - h)</sub>: thermal resistance value measured between outer side of the resistor and upper side of the board. This is the thermal resistance of the solder layer.

R<sub>TH (h - a)</sub>: thermal resistance of the board.

#### **Example:**

 $R_{TH (c-h)} + R_{TH (h-a)}$  for D2TO35 power rating 3.5 W at ambient temperature +25 °C.

Thermal resistance R<sub>TH (j - c)</sub>: 4.28 °C/W

Considering equation (1) we have:

$$\Delta T = 175 \, ^{\circ}\text{C} - 25 \, ^{\circ}\text{C} = 150 \, ^{\circ}\text{C}$$

$$R_{TH (j-c)} + R_{TH (c-h)} + R_{TH (h-a)} = \Delta T/P = 150/3.5 = 42.8 \text{ °C/W}$$

$$R_{TH (c-h)} + R_{TH (h-a)} = 42.8 \degree C/W - 4.28 \degree C/W = 38.52 \degree C/W$$

## Single Pulse:

These informations are for a single pulse on a cold resistor at 25 °C (not already used for a dissipation) and for pulses of 100 ms maximum duration.

The formula used to calculate E is:

$$E = P \times t = \frac{U^2}{R} \times t$$

with:

E (J): pulse energy

P (W): pulse power

t (s): pulse duration

U (V): pulse voltage

 $R(\Omega)$ : resistor


The energy calculated must be less: than that allowed by the graph.



Vishay Sfernice

### **POWER RATING**


The temperature of the case should be maintained within the limits specified.




#### **OVERLOADS**

In any case the applied voltage must be lower than the maximum overload voltage of 750 V. The values indicated on the graph below are applicable to resistors in air or mounted onto a board.

# **ENERGY CURVE**



### **POWER CURVE**








www.vishay.com

# Vishay Sfernice



### **MARKING**

Model, style, resistance value (in  $\Omega$ ), tolerance (in %), manufacturing date, Vishay Sfernice trademark

ORDERING INFORMATION						
D2TO	35	Н	<b>14 k</b> Ω	± 5 %	XXX	e3
MODEL	STYLE	HIGH PULSE	RESISTANCE VALUE	TOLERANCE	CUSTOM DESIGN	LEAD (Pb)-FREE
				$G = \pm 2 \%$ $J = \pm 5 \%$ $K = \pm 10 \%$	Optional on request: shape, etc.	

