

Product Change Notification / SYST-02BSOT169

| ١ ـ | 1 | _ | |
|-----|---|---|---|
| ıa | т | Δ | ۰ |
| | | · | |

09-Jul-2024

Product Category:

8-Bit Microcontrollers

PCN Type:

Document Change

Notification Subject:

PIC16(L)F19195/6/7 Family Silicon Errata and Data Sheet Clarification

Affected CPNs:

SYST-02BSOT169_Affected_CPN_07092024.pdf SYST-02BSOT169_Affected_CPN_07092024.csv

Notification Text:

SYST-02BSOT169

Microchip has released a new Document for the PIC16(L)F19195/6/7 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at PIC16(L)F19195/6/7 Family Silicon Errata and Data Sheet Clarification.

Notification Status: Final

Description of Change:

Added Module 8.1 (TMR0).

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 09 Jul 2024

| NOTE: Please be advised that this is a change to the document only the product has not been changed. |
|---|
| Markings to Distinguish Revised from Unrevised Devices: N/A |
| |
| Attachments: |
| PIC16(L)F19195/6/7 Family Silicon Errata and Data Sheet Clarification |
| |
| |
| Please contact your local Microchip sales office with questions or concerns regarding this notification. |
| Terms and Conditions: |
| If you wish to receive Microphin DCNs via amail places register for our DCN amail service at aux DCN |
| If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN</u> home page select register then fill in the required fields. You will find instructions about registering for |
| Microchips PCN email service in the PCN FAQ section. |
| If you wish to change your PCN profile, including opt out, please go to the PCN home page select login |
| and sign into your myMicrochip account. Select a profile option from the left navigation bar and make |
| the applicable selections. |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |

Affected Catalog Part Numbers (CPN)

PIC16F19195-E/MR

PIC16F19195-E/PT

PIC16F19195-I/MR

PIC16F19195-I/PT

PIC16F19195T-I/PT

PIC16F19196-E/MR

PIC16F19196-E/PT

PIC16F19196-I/MR

PIC16F19196-I/PT

PIC16F19196T-I/PT

PIC16F19197-E/5LXVAO

PIC16F19197-E/MR

PIC16F19197-E/PT

PIC16F19197-E/PTVAO

PIC16F19197-I/5LXVAO

PIC16F19197-I/MR

PIC16F19197-I/PT

PIC16F19197T-E/PT

PIC16F19197T-I/5LXVAO

PIC16F19197T-I/PT

PIC16LF19195-E/MR

PIC16LF19195-E/PT

PIC16LF19195-I/MR

PIC16LF19195-I/PT

PIC16LF19195T-I/MR

PIC16LF19195T-I/PT

PIC16LF19196-E/5LXVAO

PIC16LF19196-E/MR

PIC16LF19196-E/PT

PIC16LF19196-I/MR

PIC16LF19196-I/PT

PIC16LF19196T-E/5LXVAO

PIC16LF19196T-E/MRVAO

PIC16LF19196T-I/MR

PIC16LF19196T-I/PT

PIC16LF19197-E/MR

PIC16LF19197-E/PT

PIC16LF19197-I/MR

PIC16LF19197-I/PT

PIC16LF19197-I/PTC03

PIC16LF19197T-E/PT

PIC16LF19197T-E/PTVAO

PIC16LF19197T-I/MR

PIC16LF19197T-I/PT

PIC16LF19197T-I/PTC04

PIC16LF19197T-I/PTC05

Date: Monday, July 8, 2024



PIC16(L)F19195/6/7

PIC16(L)F19195/6/7 Family Silicon Errata and Data Sheet Clarification

The PIC16(L)F19195/6/7 family devices that you have received conform functionally to the current Device Data Sheet (DS40001873**E**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC16(L)F19195/6/7 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A5).

Data Sheet clarifications and corrections start on page 8, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB[®] IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. For MPLAB X IDE, select <u>Window > Dashboard</u> and click the **Refresh Debug Tool Status** icon ().
- Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC16(L)F19195/6/7 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREY VALUES

| Part Number | Device ID ⁽¹⁾ | Revision ID for Silicon Revision ⁽²⁾ | | | | | |
|--------------|--------------------------|---|-------|-------|------------|--|--|
| Part Number | Device iD(*) | A1 | А3 | A4 | A 5 | | |
| PIC16F19195 | 3084h | 2001h | 2003h | 2004h | 2005h | | |
| PIC16LF19195 | 3086h | 2001h | 2003h | 2004h | 2005h | | |
| PIC16F19196 | 3085h | 2001h | 2003h | 2004h | 2005h | | |
| PIC16LF19196 | 3087h | 2001h | 2003h | 2004h | 2005h | | |
| PIC16F19197 | 30A2h | 2001h | 2003h | 2004h | 2005h | | |
| PIC16LF19197 | 30A3h | 2001h | 2003h | 2004h | 2005h | | |

- **Note 1:** The Device and Revision IDs is located at the respective addresses 8006h and 8005h of configuration memory space.
 - Refer to the "PIC16(L)F1919X Memory Programming Specification" (DS40001846) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

| Module | Feature | Item | Summary | Affe | cted | Revis | ions |
|---|--|--------|---|------|------|-------|------|
| Wodule | reature | Number | er . | | А3 | A4 | A5 |
| | ADC ² Clock Selection | 1.1 | Static MSB with FRC selected as ADC clock source. | Х | | | |
| | ADC ² with Fixed Voltage Reference (FVR) | 1.2 | Using the FVR as the ADC positive voltage reference can cause missing codes. | X | | | |
| Analog-to-Digital Converter with | ADC ² FRC Clock Sleep Mode | 1.3 | If in Sleep and ADRC is used, the oscillator continues to run after conversion. | Х | | | |
| Computation (ADC ²) | ADC ² FRC Clock ADGO Delay | 1.4 | When using FRC as clock source, there is a delay of 1 instruction cycle. | Х | | | |
| | ADC ² Channel Switching | 1.5 | When switching to FVR, some PMOS gates turn on and feed current back into the networks. | X | | | |
| | ADC ² Conversion 1.6 At the very beginning of the ADC conversion, the input signal may briefly be pulled to ground. | | Х | | | | |
| Reset and VBAT | VBAT with ULPBOR | 2.1 | Higher current with ULPBOR active. | Х | | | |
| | LP Ladder | 3.1 | Resistance of LP ladder is different than what is indicated in the data sheet. | X | | | |
| Liquid Crystal | Internal VLCD3 Measurement | 3.2 | Nonstable readings. | Х | | | |
| Display (LCD) Controller | LCD Charge Pump Low-Power mode | 3.3 | The LCD Charge Pump Low-Power (Low-Current (LC)) mode is calibrated but not tested. | X | | | |
| | 1/2 MUX, 1/2 Bias with External Resistor Ladder | 3.4 | 1/2 MUX, 1/2 Bias with External Resistor Ladder is not operational. | X | | | |
| Windowed Watchdog Timer (WWDT) | Watchdog Timer Clock Source | 4.1 | WWDT only operates from the LFINTOSC clock source. | Х | | | |
| Comparator (CMP) | CMP) C2 Low-Power Clocked Comparator 5.1 Unstable output. | | Х | Х | Х | Х | |
| Real-Time Clock and Calendar (RTCC) | RTCC Alarm | 6.1 | An alarm will not occur if the lower nibble of ALRMLSEC <3:0> is configured to 0x0. | Х | Х | Х | Х |

TABLE 2: SILICON ISSUE SUMMARY

| Madula | Facture | Item | Comment | Affe | cted | Revisi | ions |
|-----------------------|---|---------|--|------|------|-----------|------|
| Module Feature Number | | Summary | A 1 | А3 | A4 | A5 | |
| | VBAT current specification. | 7.1 | Higher typical current. | Х | | | |
| | SMBus VIL Level | 7.2 | The maximum VIL level changes when VDD is below 4.0V. | Х | Х | | |
| | Program Flash Memory (PFM) Endurance | 7.3 | The PFM endurance is lower than specified. | Х | | | |
| Electrical | Internal Oscillator Frequency Accuracy | | Internal oscillator frequency accuracy may be higher than specified at temperatures between 0 and 60°C. | X | X | X | х |
| Specifications | Fixed Voltage Reference (FVR) Accuracy Fixed Voltage Reference (FVR) output tolerance may be higher than specified at temperatures below - 20°C. | | x | x | | | |
| | Nonvolatile Memory (NVM) for LF Devices | 7.6 | Performing a row erase through the NVMREG access may not execute as expected when VDD is lowered from >3.3V down to <2.0V between +25°C and -40°C. | х | х | Х | Х |
| | Min. VDD Specification 7 | | VDD Min. specifications are changed for LF devices only. | Х | Х | Х | Х |
| TMR0 | TMRH register does not increment | | | | Х | Х | Х |

Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A5).

1. Module: Analog-to-Digital Converter with Computation (ADC²)

1.1 ADC² Clock Selection

The ADC does not function properly if FRC is selected as its clock source resulting in the MSB being stuck as a '0' or a '1'. This also prohibits using the ADC module in Sleep mode.

Work around

None.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|----|----|--|--|
| Χ | | | | | |

1.2 ADC² with Fixed Voltage Reference (FVR)

Using the FVR as the positive voltage reference (VREF+) for the ADC, can cause an increase in missing codes.

Work around

Method 1: Increase the bit conversion time, known as TAD, to $8~\mu s$ or higher.

Method 2: Use VDD as the positive voltage reference to the ADC.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|----|----|--|--|
| Χ | | | | | |

1.3 ADC² FRC Clock Sleep Mode

If the part is in Sleep and the ADCRC oscillator is used as the clock source to the ADC, the oscillator continues to run after the conversion is complete. This will increase the current consumption in Sleep mode. The oscillator will stop after the device exits Sleep mode and resumes normal code execution.

Work around

None.

Affected Silicon Revisions

| A 1 | А3 | A 4 | A5 | | |
|------------|----|------------|----|--|--|
| Х | | | | | |

1.4 ADC² FRC Clock ADGO Delay

When using the FRC as the clock source for ADC², there is a delay of one instruction cycle between the user setting the ADGO bit and being able to read it. This can lead to a false conversion complete scenario (i.e., ADGO being cleared), depending if the user code has a bit clear test (BTFSC) instruction on the ADGO bit, immediately after setting the ADGO bit. See Code Example below.

| BSF | ADCON0, ADGO | ;Start conversion |
|-------|--------------|-----------------------|
| BTFSC | ADCON0, ADGO | ; Is conversion done? |
| GOTO | \$-1 | ;No, test again |
| | | |

The BTFSC will pass the very first time in this situation.

Work around

Add a NOP instruction after setting the ADGO bit and before testing the bit for completion of conversion. See Code Example below:

| ADCON0, ADGO | ;Start conversion |
|--------------|-----------------------|
| | |
| ADCON0, ADGO | ; Is conversion done? |
| \$-1 | ;No, test again |
| | ADCONO, ADGO |

| A1 | А3 | A4 | A5 | | |
|----|----|----|-----------|--|--|
| Х | | | | | |

1.5 ADC² Channel Switching

When switching to the FVR Input channel on the ADC or ADC², from a channel that is of a higher voltage than the FVR, certain PMOS gates will turn on and feed current back into other networks that are also supported by the FVR reference voltage. Until the sample and hold capacitor of the ADC discharges to the new lower voltage level, the PMOS circuits will remain on and the circuits supported by the FVR will experience problems. Some of the affects include; the BOR will trigger at a higher voltage, the internal oscillators will experience frequency changes, and the FVR input to the comparator circuit will be a higher than expected voltage.

Work around

None.

Affected Silicon Revisions

| | A1 | А3 | A4 | A5 | | |
|---|-----------|----|----|----|--|--|
| ſ | Χ | Χ | | | | |

1.6 ADC² Conversion

At the very beginning of the ADC conversion, the input signal may briefly be pulled to ground, which in turn may take some charge out of the internal sample and hold capacitor. The problem is more pronounced on inputs with an impedance greater than 1 k Ω .

This issue will be seen when sampling the following internal channel inputs: FVR, DAC, and Temperature Indicator and when sampling external sources on an analog pin, including the CVD.

Work around

When sampling the internal channel inputs, FVR, DAC, and Temperature Indicator, increase the minimum TAD time to 4 μs to increase accuracy.

When sampling an external source through an analog pin, keep the input impedance below 1 kO

When using the ADC as an internal reference for the CVD module, there is no work around.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|----|----|--|--|
| Χ | Χ | | | | |

2. Module: Reset and VBAT

2.1 VBAT with ULPBOR

In order to avoid high IBAT currents of 10 μ A or greater, when utilizing VBAT to provide battery backup the ULPBOR should not be activated. When the part is used in this fashion, VDD should also be either off (0 volts) or >1.5V.

Work around

Do not use VBAT along with ULPBOR.

Affected Silicon Revisions

| A1 | А3 | A4 | A 5 | | |
|----|----|-----------|------------|--|--|
| Х | | | | | |

3. Module: Liquid Crystal Display (LCD) Controller

3.1 LP Ladder

The resistance of the LP Resistor Ladder is 6.6 M-ohms rather than the 3.3 M-ohms indicated in the data sheet.

Work around

None.

Affected Silicon Revisions

| A 1 | А3 | A 4 | A5 | | |
|------------|----|------------|-----------|--|--|
| Х | | | | | |

3.2 Internal VLCD3 Measurement

The ¼ scale tap point provided on the LP Resistor Ladder for use together with the ADC does not provide stable readings to support monitoring of the LCD pump output level.

Work around

Measure the VLCD3 via an external ADC.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|----|----|--|--|
| Χ | | | | | |

3.3 LCD Charge Pump Low-Power Mode

The LCD Charge Pump Low-Power (Low Current (LC)) mode is calibrated to a nominal value but not tested.

Work around

None.

| A 1 | А3 | A4 | A5 | | |
|------------|----|-----------|-----------|--|--|
| Х | | | | | |

3.4 1/2 MUX, 1/2 Bias with External Resistor Ladder

The 1/2 MUX, 1/2 bias with External Resistor Ladder mode of operation is non-functional.

Work around

For 1/2 MUX, 1/2 Bias mode operation use the internal LP, MP or HP ladder.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|-----------|-----------|--|--|
| Х | | | | | |

4. Module: Windowed Watchdog Timer (WWDT)

4.1 Watchdog Timer Clock Source

When the WDTCS <2:0> bits of the WDTCON1 register are set to either the MFINTOSC (b'001') or the SOSC (b'010') clock source, the WWDT does not operate.

Work around

Use the LFINTOSC (b'000') as the clock source for the WWDT.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|----|-----------|--|--|
| Χ | | | | | |

5. Module: Comparator (CMP)

5.1 C2 Low-Power Clocked Comparator

The output of the Low-Power Clocked Comparator (CMP2) is unstable and is not recommended for use.

Work around

None.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|----|----|--|--|
| Х | Х | Х | Х | | |

6. Module: Real-Time Clock and Calendar (RTCC)

6.1 Real-Time Clock and Calendar (RTCC) Alarm

When using the RTCC alarm function in any mode other than AMASK<3:0> = 0b0000 or AMASK<3:0> = 0b0001, an alarm will not occur if the lower nibble of the ALRMSEC register, ALRMLSEC <3:0>, is configured to 0x0.

Work around

If an alarm is desired when the lower nibble of the SECONDS register = 0x0, configure ALRMLSEC<3:0> = 0xA.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|-----------|-----------|--|--|
| Χ | Χ | Χ | Χ | | |

7. Module: Electrical Specifications

7.1 VBAT Current Specification

IBAT with VBAT, SOSC and RTCC active (VBAT > VDD) is higher than the 400 nA typical target shown on the data sheet. The typical current observed on rev A1 parts at 25°C will be $1.3 \,\mu\text{A}$ at $3.0 \,\text{V}$ VDD.

Work around

None.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|----|----|--|--|
| Х | | | | | |

7.2 SMBus VIL Level

When the VDD voltage level supplied to the device is 4.0V and above, the maximum SMBus voltage level for the VIL parameter is 0.8V. When VDD drops below 4.0V, the maximum SMBus voltage level for VIL drops to 0.7V.

Work around

None.

| A1 | А3 | A4 | A5 | | |
|-----------|----|----|----|--|--|
| Х | Х | | | | |

7.3 Program Flash Memory Endurance

The minimum value for the Program Flash Memory (PFM) endurance specification, called out as parameter number MEM30 in the data sheet, is 1K cycles.

Work around

None.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|-----------|----|--|--|
| Χ | | | | | |

7.4 Internal Oscillator Frequency Accuracy

HFINTOSC frequency accuracy is greater than shown on the data sheet in Figure 39-6 and listed in Note 1 of the same figure. Over the temperature range of 0 to 60°C, and over VDD range of 2.3V to 5.5V, the internal oscillator frequency accuracy has changed from +/-2% to +/-3%.

Work around

None.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|-----------|-----------|--|--|
| Χ | Χ | Χ | Χ | | |

7.5 Fixed Voltage Reference (FVR) Accuracy

At temperatures below -20°C, the output voltage for the FVR may be greater than the levels specified in the data sheet. This will apply to all three gain amplifier settings (1X, 2X, 4X). The affected parameter numbers found in the data sheet are: FVR01 (1X gain setting), FVR02 (2X gain setting), and FVR03 (4X gain setting).

Work around

At temperatures above -20°C, the stated tolerances in the data sheet remain in effect. Operate the FVR only at temperatures above -20°C.

Affected Silicon Revisions

| | A1 | А3 | A4 | A5 | | |
|---|-----------|----|----|----|--|--|
| Ī | Χ | Х | | | | |

7.6 Nonvolatile Memory (NVM) for LF Devices

Performing a row erase through the NVMREG access on LF device may not execute as expected when VDD is lowered from >3.3V down to <2.0V before or during the row erase while also operating between +25°C and -40°C.

Work around

None.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|-----------|-----------|--|--|
| Х | Х | Х | Х | | |

7.7 Minimum VDD Specification for LF Devices

VDD minimum parameter (**D002**) at -40°C to 25° C = 2.3V.

Work around

None.

Affected Silicon Revisions

| A 1 | А3 | A4 | A5 | | |
|------------|----|----|-----------|--|--|
| Х | Х | Х | Х | | |

8. Module: TMR0

8.1 Clock Source

Clocking Timer0, in 16-bit mode, with Fosc/4, and clearing the T0ASYNC bit in T0CON1 register may cause the High-Byte register, TMRH, to not increment. This issue is only valid when Fosc/4 is used as the clock source.

Work around

When using Fosc/4 as the Timer0 clock, set the T0ASYNC bit in T0CON1 register to '1'.

| A1 | А3 | A4 | A5 | | |
|----|----|----|----|--|--|
| Χ | Χ | Χ | Χ | | |

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001873**E**):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: I/O Ports

Weak pull-up functionality is not available on pin RA5. The figures below (Register 14-5 and Tables 14-2, 4-12 and 38-1) show the data sheet corrections relating to this item.

REGISTER 14-5: WPUA: WEAK PULL-UP PORTA REGISTER

| R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | |
|-----------|---------|-----|---------|---------|---------|---------|---------|--|--|--|
| WPUA7 | WPUA6 | _ | WPUA4 | WPUA3 | WPUA2 | WPUA1 | WPUA0 | | | |
| bit 7 bit | | | | | | | | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-6 WPUA<7:6>: Weak Pull-up Register bits⁽¹⁾

For RA<7:6> pins, respectively

1 = Pull-up enabled0 = Pull-up disabled

bit 5 Unimplemented: Read as '0'

bit 4-0 WPUA<4:0>: Weak Pull-up Register bits⁽¹⁾

For RA<4:0> pins, respectively

1 = Pull-up enabled 0 = Pull-up disabled

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

TABLE 14-2: SUMMARY OF REGISTER ASSOCIATED WITH PORTA

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|------------------|
| PORTA | RA7 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 205 |
| TRISA | TRISA7 | TRISA6 | (1) | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 205 |
| LATA | LATA7 | LATA6 | _ | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | 206 |
| ANSELA | ANSA7 | ANSA6 | _ | ANSA4 | ANSA3 | ANSA2 | ANSA1 | ANSA0 | 206 |
| WPUA | WPUA7 | WPUA6 | _ | WPUA4 | WPUA3 | WPUA2 | WPUA1 | WPUA0 | 207 |
| ODCONA | ODCA7 | ODCA6 | _ | ODCA4 | ODCA3 | ODCA2 | ODCA1 | ODCA0 | 207 |
| SLRCONA | SLRA7 | SLRA6 | _ | SLRA4 | SLRA3 | SLRA2 | SLRA1 | SLRA0 | 208 |
| INLVLA | INLVLA7 | INLVLA6 | INLVLA5 | INLVLA4 | INLVLA3 | INLVLA2 | INLVLA1 | INLVLA0 | 208 |

 $\textbf{Legend:} \quad x = \text{unknown, } u = \text{unchanged, } - = \text{unimplemented locations read as `0'}. \text{ Shaded cells are not used by } \\$

PORTA.

Note 1: Unimplemented, read as '1'.

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC(L)F19195/6/7

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on: MCLR |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|--------------------------|----------------------|
| 1F37h | RE7PPS | | _ | _ | RE7PPS4 | RE7PPS3 | RE7PPS2 | RE7PPS1 | RE7PPS0 | 0 0000 | u uuuu |
| 1F38h | ANSELA | ANSA7 | ANSA6 | _ | ANSA4 | ANSA3 | ANSA2 | ANSA1 | ANSA0 | 11-1 1111 | 11-1 1111 |
| 1F39h | WPUA | WPUA7 | WPUA6 | _ | WPUA4 | WPUA3 | WPUA2 | WPUA1 | WPUA0 | 0000 0000 | 0000 0000 |
| 1F3Ah | ODCONA | ODCA7 | ODCA6 | | ODCA4 | ODCA3 | ODCA2 | ODCA1 | ODCA0 | 00-0 0000 | 00-0 0000 |
| 1F3Bh | SLRCONA | SLRA7 | SLRA6 | | SLRA4 | SLRA3 | SLRA2 | SLRA1 | SLRA0 | 11-1 1111 | 11-1 1111 |
| 1F3Ch | INLVLA | INLVLA7 | INLVLA6 | INLVLA5 | INLVLA4 | INLVLA3 | INLVLA2 | INLVLA1 | INLVLA0 | 1111 1111 | 1111 1111 |
| 1F3Dh | IOCAP | IOCAP7 | IOCAP6 | IOCAP5 | IOCAP4 | IOCAP3 | IOCAP2 | IOCAP1 | IOCAP0 | 0000 0000 | 0000 0000 |
| 1F3Eh | IOCAN | IOCAN7 | IOCAN6 | IOCAN5 | IOCAN4 | IOCAN3 | IOCAN2 | IOCAN1 | IOCAN0 | 0000 0000 | 0000 0000 |
| 1F3Fh | IOCAF | IOCAF7 | IOCAF6 | IOCAF5 | IOCAF4 | IOCAF3 | IOCAF2 | IOCAF1 | IOCAF0 | 0000 0000 | 0000 0000 |

TABLE 38-1: REGISTER FILE SUMMARY FOR PIC(L)F19195/6/7 DEVICES

| IADLL | ABEL 30-1. REGISTER FILE SOMMARY FOR FIGURE 13133/0/1 BEVIOLS | | | | | | | | | | | | | |
|---------|---|---------|---------|---------|---------|---------|---------|---------|---------|------------------|--|--|--|--|
| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on page | | | | |
| 1F33h | RE3PPS | _ | - | _ | RE3PPS4 | RE3PPS3 | RE3PPS2 | RE3PPS1 | RE3PPS0 | 260 | | | | |
| 1F34h | RE4PPS | _ | 1 | _ | RE4PPS4 | RE4PPS3 | RE4PPS2 | RE4PPS1 | RE4PPS0 | 260 | | | | |
| 1F35h | RE5PPS | _ | 1 | _ | RE5PPS4 | RE5PPS3 | RE5PPS2 | RE5PPS1 | RE5PPS0 | 260 | | | | |
| 1F36h | RE6PPS | _ | - | _ | RE6PPS4 | RE6PPS3 | RE6PPS2 | RE6PPS1 | RE6PPS0 | 260 | | | | |
| 1F37h | RE7PPS | _ | _ | _ | RE7PPS4 | RE7PPS3 | RE7PPS2 | RE7PPS1 | RE7PPS0 | 260 | | | | |
| 1F38h | ANSELA | ANSA7 | ANSA6 | _ | ANSA4 | ANSA3 | ANSA2 | ANSA1 | ANSA0 | 206 | | | | |
| 1F39h | WPUA | WPUA7 | WPUA6 | _ | WPUA4 | WPUA3 | WPUA2 | WPUA1 | WPUA0 | 207 | | | | |
| 1F3Ah | ODCONA | ODCA7 | ODCA6 | _ | ODCA4 | ODCA3 | ODCA2 | ODCA1 | ODCA0 | 207 | | | | |
| 1F3Bh | SLRCONA | SLRA7 | SLRA6 | _ | SLRA4 | SLRA3 | SLRA2 | SLRA1 | SLRA0 | 208 | | | | |
| 1F3Ch | INLVLA | INLVLA7 | INLVLA6 | INLVLA5 | INLVLA4 | INLVLA3 | INLVLA2 | INLVLA1 | INLVLA0 | 208 | | | | |
| 1F3Dh | IOCAP | IOCAP7 | IOCAP6 | IOCAP5 | IOCAP4 | IOCAP3 | IOCAP2 | IOCAP1 | IOCAP0 | _ | | | | |
| 1F3Eh | IOCAN | IOCAN7 | IOCAN6 | IOCAN5 | IOCAN4 | IOCAN3 | IOCAN2 | IOCAN1 | IOCAN0 | _ | | | | |
| 1F3Fh | IOCAF | IOCAF7 | IOCAF6 | IOCAF5 | IOCAF4 | IOCAF3 | IOCAF2 | IOCAF1 | IOCAF0 | _ | | | | |

APPENDIX A: DOCUMENT REVISION HISTORY

Rev L Document (07/2024)

Added Module 8.1 (TMR0).

Rev K Document (09/2022)

Added A5 silicon rev. Updated Table 2 and subsections 5.1, 6.1, 7.4, 7.6, and 7.7.

Rev J Document (06/2022)

Added Data Sheet Clarification 1 (I/O Ports) for data sheet revision E. Included Register 14-5, Table 14-2, Table 4-12, and Table 38-1 with pin RA5 removed in reference to WPUA5.

Rev H Document (09/2021)

Removed Data Sheet Clarification section and its subsection (Data Sheet updated).

Rev G Document (02/2021)

Updated Table 2 and sub-section 7.7. Added DS Clarifications: Module 1: Electrical Specifications. Minor editorial corrections.

Rev F Document (06/2019)

Removed Module 7.8 Program Flash Memory (PFM) Endurance (redundant).

Data Sheet Clarifications: Removed all modules (Data Sheet updated).

Rev E Document (08/2018)

Added A4 silicon rev. Added Module 1.3 ADC² FRC Clock Sleep Mode. Added Module 1.4 ADC² FRC Clock ADGO Delay. Added Module 1.5 ADC² Channel Switching. Added Module 1.6 ADC² Conversion. Added Module 6: Real Time Clock and Calendar (RTCC) and 6.1 RTCC Alarm. Added Module 7.8 Program Flash Memory (PFM) Endurance. Updated Table 2.

Rev D Document (05/2018)

Data Sheet Clarifications: Added Module 1: Analog-to-Digital with Computation (ADC²) and Module 2: Real Time Clock and Calendar (RTCC). Added Module 7.8 Program Flash Memory (PFM) Endurance.

Rev C Document (01/2018)

Added Module 6.7: Min. VDD Specifications. Updated Modules 6.3, 6.4, and 6.5 "Affected Silicon Revisions" Tables.

Rev B Document (10/2017)

Removed Module 6.1: ADC Offset and Gain Error; Added Module 6.4: Internal Oscillator Frequency Accuracy; Added Module 6.6: Nonvolatile Memory (NVM) for LF Devices; Added affected revision A3; Other minor corrections.

Data Sheet Clarifications: Removed Module 1 (Data Sheet updated).

Rev A Document (03/2017)

Initial release of this document; issued for revision A1. Includes silicon issues 1.1 (ADC 2), 1.2 (ADC 2), 2.1 (VBAT), 3.1 (LCD), 3.2 (LCD), 3.3 (LCD), 3.4 (LCD), 4.1 (WWDT), 5.1 (CMP),

Electrical Specifications: 6.1 ADC, 6.2 VBAT, 6.3 SMBus, 6.4 Program Flash Memory, and 6.5 FVR.

Data Sheet Clarifications: Module 1: LCD

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPlC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-4751-5

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi

Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200 Malaysia - Kuala Lumpur

Tel: 60-3-7651-7906 **Malaysia - Penang** Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore

Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 EUROPE

Austria - Wels Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Hod Hasharon Tel: 972-9-775-5100

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820