


**650 V 28.5 mΩ SiC MOSFET****Silicon Carbide MOSFET****Trench-Assisted Planar Technology**


$V_{DS}$	=	650 V
$R_{DS(ON)}(Typ.)$	=	28.5 mΩ
$I_D(T_C = 100^\circ C)$	=	64 A

**Features**

- Gen3F (3rd Generation) Technology
- Most Stable  $R_{DS(ON)}$  over Temperature
- Low  $C_{OSS}$ ,  $C_{RSS}$  and Balanced  $C_{ISS}/C_{RSS}$
- Lower  $Q_{GD}$  and Balanced  $R_{G(INT)}$
- Electromagnetically Optimized Design
- Robust Body Diode with Low  $V_F$  and Low  $Q_{RR}$
- 100% Avalanche (UIL) Tested
- AEC-Q101 Qualified

**Package****Case (D)**

TOLL



D = Drain  
G = Gate  
S = Source  
KS = Kelvin Source

**Advantages**

- Superior Performance and Robustness
- Lowest Conduction Losses at all Temperatures
- Lesser Switching Spikes and Lower Losses
- Faster and More Efficient Switching
- Reduced Ringing
- Ease of Paralleling without Thermal Runaway
- Excellent Power Density and System Efficiency
- Enhanced System Reliability

**Applications**

- xEV - OBC & DC-DC
- EV Fast Charging Infrastructure
- Solar / PV
- Energy Storage System
- Server & Telecom Power Supply
- Uninterruptible Power Supply
- Motor Control
- Class D Amplifiers

**Absolute Maximum Ratings (At  $T_C = 25^\circ C$  Unless Otherwise Stated)**

Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	$V_{DS(max)}$	$V_{GS} = 0\text{ V}, I_D = 100\text{ }\mu\text{A}$	650	V	
Gate-Source Voltage (Dynamic)	$V_{GS(max)}$		-10 / +22	V	
Gate-Source Voltage (Static)	$V_{GS(op)-ON}$	Recommended Operation	15 to 18	V	Note 1
	$V_{GS(op)-OFF}$		-5 to -3		
Continuous Drain Current	$I_D$	$T_C = 25^\circ C, V_{GS} = -5 / +18\text{ V}$	90	A	Fig. 16
		$T_C = 100^\circ C, V_{GS} = -5 / +18\text{ V}$	64		
		$T_C = 135^\circ C, V_{GS} = -5 / +18\text{ V}$	47		
Pulsed Drain Current	$I_{D(pulse)}$	$t_P \leq 3\text{ }\mu\text{s}, D \leq 1\%, V_{GS} = 18\text{ V}$	130	A	Note 2
Power Dissipation	$P_D$	$T_C = 25^\circ C$	333	W	Fig. 17
Non-Repetitive Avalanche Energy	$E_{AS}$	$L = 36\text{ mH}, I_{AV} = 4\text{ A}$	288	mJ	
Operating Junction and Storage Temperature	$T_J, T_{stg}$		-55 to 175	$^\circ C$	

Note 1: This product can support 0V turn-off gate drive voltage with optimized PCB layout and gate drive circuit configuration.

Note 2: Pulse Width  $t_P$  Limited by  $T_{J(max)}$



SEE IMPORTANT NOTICES AND DISCLAIMERS AT THE END OF THIS DATA SHEET REGARDING THE INFORMATION IN THIS DATA SHEET, THE USE OF OUR PRODUCTS, AND YOUR RESPONSIBILITIES RELATING TO SUCH USE.

Electrical Characteristics (At  $T_C = 25^\circ\text{C}$  Unless Otherwise Stated)

Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Typ.	Max.		
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0\text{ V}, I_D = 100\text{ }\mu\text{A}$	650			V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 650\text{ V}, V_{GS} = 0\text{ V}$		1	100	$\mu\text{A}$	
Gate Source Leakage Current	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = 22\text{ V}$			100	nA	
		$V_{DS} = 0\text{ V}, V_{GS} = -10\text{ V}$			-100		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 12\text{ mA}$	2.2	2.7	4.3	V	Note 3
Transconductance	$g_{fs}$	$V_{DS} = 10\text{ V}, I_D = 26\text{ A}$		13.3		S	Fig. 5
		$V_{DS} = 10\text{ V}, I_D = 26\text{ A}, T_j = 175^\circ\text{C}$		14.4			
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 18\text{ V}, I_D = 26\text{ A}$		28.5	38	m $\Omega$	Fig. 5-9
		$V_{GS} = 18\text{ V}, I_D = 26\text{ A}, T_j = 175^\circ\text{C}$		40			
		$V_{GS} = 15\text{ V}, I_D = 26\text{ A}$		38			
		$V_{GS} = 15\text{ V}, I_D = 26\text{ A}, T_j = 175^\circ\text{C}$		46			
Input Capacitance	$C_{iss}$			2394		pF	Fig. 12
Output Capacitance	$C_{oss}$			163			
Reverse Transfer Capacitance	$C_{rss}$			9.3			
$C_{oss}$ Stored Energy	$E_{oss}$	$V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$ $f = 500\text{ KHz}, V_{AC} = 25\text{ mV}$		15		$\mu\text{J}$	Fig. 13
$C_{oss}$ Stored Charge	$Q_{oss}$			104		nC	
Effective Output Capacitance (Energy Related)	$C_{o(er)}$			188		pF	Note 4
Effective Output Capacitance (Time Related)	$C_{o(tr)}$			260			
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 400\text{ V}, V_{GS} = -5 / +18\text{ V}$		20		nC	Fig. 11
Gate-Drain Charge	$Q_{gd}$	$I_D = 26\text{ A}$		23			
Total Gate Charge	$Q_g$	Per JEDEC JEP-192		81			
Internal Gate Resistance	$R_{G(int)}$	$V_{GS} = 18\text{ V}, f = 1\text{ MHz}, V_{AC} = 25\text{ mV}$		1.3		$\Omega$	
Turn-On Switching Energy (Body Diode)	$E_{on}$	$T_j = 25^\circ\text{C}, V_{GS} = -5/+18\text{ V}, R_{G(ext)} = 4.7\text{ }\Omega, L = 60.0\text{ }\mu\text{H}, I_D = 26\text{ A}, V_{DD} = 400\text{ V}$		43		$\mu\text{J}$	Fig. 24-27
Turn-Off Switching Energy (Body Diode)	$E_{off}$			27			
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 400\text{ V}, V_{GS} = -5/+18\text{ V}$ $R_{G(ext)} = 4.7\text{ }\Omega, L = 60.0\text{ }\mu\text{H}, I_D = 26\text{ A}$ Timing relative to $V_{DS}$ , Inductive load		43		ns	Fig. 26
Rise Time	$t_r$			12			
Turn-Off Delay Time	$t_{d(off)}$			23			
Fall Time	$t_f$			11			

Note 3: Tested after applying 30ms pulse at  $V_{GS} = +25\text{ V}$

Note 4:  $C_{o(er)}$ , a lumped capacitance that gives same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 400V.


$C_{o(tr)}$ , a lumped capacitance that gives same charging times as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 400V.

## Reverse Diode Characteristics


Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Typ.	Max.		
Diode Forward Voltage	$V_{SD}$	$V_{GS} = -5\text{ V}, I_{SD} = 13\text{ A}$ $V_{GS} = -5\text{ V}, I_{SD} = 13\text{ A}, T_j = 175^\circ\text{C}$		4.3 3.8		V	Fig. 18-19
Continuous Diode Forward Current	$I_S$	$V_{GS} = -5\text{ V}, T_c = 25^\circ\text{C}$ $V_{GS} = -5\text{ V}, T_c = 100^\circ\text{C}$			50 30	A	
Diode Pulse Current	$I_{S(pulse)}$	$V_{GS} = -5\text{ V}$		120		A	Note 2
Reverse Recovery Time	$t_{rr}$	$V_{GS} = -5\text{ V}, I_{SD} = 26\text{ A}, V_R = 400\text{ V}$ $dif/dt = 2400\text{ A}/\mu\text{s}, T_j = 25^\circ\text{C}$		12.5		ns	
Reverse Recovery Charge	$Q_{rr}$			130		nC	
Peak Reverse Recovery Current	$I_{rm}$			26		A	
Reverse Recovery Time	$t_{rr}$	$V_{GS} = -5\text{ V}, I_{SD} = 26\text{ A}, V_R = 400\text{ V}$ $dif/dt = 2400\text{ A}/\mu\text{s}, T_j = 175^\circ\text{C}$		15.5		ns	
Reverse Recovery Charge	$Q_{rr}$			250		nC	
Peak Reverse Recovery Current	$I_{rm}$			36		A	

## Package Characteristics


Parameter	Symbol	Conditions	Values	Unit	Note
Max Thermal Resistance, Junction - Case	$R_{thJC-Max}$	Maximum	0.45	$^\circ\text{C}/\text{W}$	Fig. 14
Weight	$W_T$		1.2	g	
Moisture Sensitivity Level	MSL		1		
EMC Material Group			II		

Fig 1: Typical Output Characteristics ( $T_j = 25^\circ\text{C}$ )


$$I_D = f(V_{DS}, V_{GS}); t_P = 50\ \mu\text{s}$$

Fig 2: Typical Output Characteristics ( $T_j = 175^\circ\text{C}$ )


$$I_D = f(V_{DS}, V_{GS}); t_P = 50\ \mu\text{s}$$

Fig 3: Typical Output Characteristics ( $T_j = -55^\circ\text{C}$ )


$$I_D = f(V_{DS}, V_{GS}); t_P = 50\ \mu\text{s}$$

Fig 4: Typical Output Characteristics ( $V_{GS} = 18\text{ V}$ )


$$I_D = f(V_{DS}, T_j); t_P = 50\ \mu\text{s}$$

Fig 5: Typical Transfer Characteristics ( $V_{DS} = 10\text{ V}$ )


$$I_D = f(V_{GS}, T_j); t_P = 100\ \mu\text{s}$$

Fig 6: Typical  $R_{DS(ON)}$  v/s Temperature


$$R_{DS(ON)} = f(T_j, V_{GS}); t_P = 50\ \mu\text{s}; I_D = 26\text{ A}$$

Fig 7: Typical  $R_{DS(ON)}$  v/s Drain Current

$$R_{DS(ON)} = f(T_j, I_D); t_P = 50\ \mu\text{s}; V_{GS} = 18\text{ V}$$


Fig 8: Typical Normalized  $R_{DS(ON)}$  v/s Temperature

$$R_{DS(ON)} = f(T_j); t_P = 50\ \mu\text{s}; I_D = 26\text{ A}$$

Fig 9: Typical  $R_{DS(ON)}$  v/s Gate Voltage


$$R_{DS(ON)} = f(T_j, V_{GS}); t_P = 50 \mu\text{s}; I_D = 26 \text{ A}$$

Fig 10: Typical Threshold Voltage Characteristics




$$V_{GS(th)} = f(T_j); V_{DS} = V_{GS}; I_D = 12 \text{ mA}$$

Fig 11: Typical Gate Charge Characteristics




$$I_D = 26 \text{ A}; V_{DS} = 400 \text{ V}; T_c = 25^\circ\text{C}$$

Fig 12: Typical Capacitance v/s Drain-Source Voltage




$$f = 500 \text{ KHz}; V_{AC} = 25 \text{ mV}$$

Fig 13: Output Capacitor Stored Energy




$$E_{oss} = f(V_{DS})$$

Fig 14: Max. Transient Thermal Impedance




$$Z_{th,jc} = f(t_p, D); D = t_p/T$$

Fig 15: Safe Operating Area ( $T_c = 25^{\circ}C$ )

$$I_D = f(V_{DS}, t_p); T_j \leq 175^{\circ}C; D = 0$$


Fig 16: Current De-rating Curve




$$I_D = f(T_C); T_j \leq 175^{\circ}C$$




Fig 17: Power De-rating Curve




$$P_D = f(T_C); T_j \leq 175^\circ\text{C}$$

Fig 18: Typical Body Diode Characteristics ( $T_j = 25^\circ\text{C}$ )

$$I_D = f(V_{DS}, V_{GS}); t_P = 50\text{ }\mu\text{s}$$


Fig 19: Typical Body Diode Characteristics ( $T_j = 175^\circ\text{C}$ )

$$I_D = f(V_{DS}, V_{GS}); t_P = 50\text{ }\mu\text{s}$$


Fig 20: Typical Body Diode Characteristics ( $T_j = -55^\circ\text{C}$ )

$$I_D = f(V_{DS}, V_{GS}); t_P = 50\text{ }\mu\text{s}$$




Fig 21: Typical Third Quadrant Characteristics ( $T_j = 25^\circ\text{C}$ )


$$I_D = f(V_{DS}, V_{GS}); t_P = 50 \mu\text{s}$$

Fig 22: Typical Third Quadrant Characteristics ( $T_j = 175^\circ\text{C}$ )

$$I_D = f(V_{DS}, V_{GS}); t_P = 50 \mu\text{s}$$


Fig 23: Typical Third Quadrant Characteristics ( $T_j = -55^\circ\text{C}$ )

$$I_D = f(V_{DS}, V_{GS}); t_P = 50 \mu\text{s}$$

Fig 24: Inductive Switching Energy v/s Drain Current ( $V_{DD} = 400\text{V}$ )


$$T_j = 25^\circ\text{C}; V_{GS} = -5/+18\text{V}; R_{G(\text{ext})} = 4.7 \Omega; L = 60.0 \mu\text{H}$$

Fig 25: Inductive Switching Energy v/s  $R_{G(ext)}$   
( $V_{DD} = 400V$ )




$T_j = 25^\circ C$ ;  $V_{GS} = -5/+18V$ ;  $I_{DS} = 26 A$ ;  $L = 60.0\mu H$

Fig 26: Switching Time v/s  $R_{G(ext)}$   
( $V_{DD} = 400V$ )




$T_j = 25^\circ C$ ;  $V_{GS} = -5/+18V$ ;  $I_{DS} = 26 A$ ;  $L = 60.0\mu H$

Fig 27: Inductive Switching Energy v/s Temperature  
( $V_{DD} = 400V$ )




$T_j = 25^\circ C$ ;  $V_{GS} = -5/+18V$ ;  $R_{G(ext)} = 4.7 \Omega$ ;  $I_{DS} = 26 A$ ;  $L = 60.0\mu H$

### Dynamic Test Circuit




Note: Gate Charge, Switching Time and Energy Circuit


### Gate Charge Waveform




### Switching Time Waveform




### Switching Energy Waveform



## Reverse Recovery Circuit




## Reverse Recovery Waveform



## Package Dimensions

## TOLL Package Outline



SYMBOL	COMMON DIMENSIONS (MM)		
	MIN	NOM	MAX
A	2.15	2.30	2.45
b	0.70	0.75	0.85
b'	0.65	0.70	0.80
b1	9.65	9.80	9.95
C	0.45	0.50	0.60
D	10.18	10.38	10.58
D2	3.15	3.30	3.45
E	9.70	9.90	10.10
E1	7.95	8.10	8.25

SYMBOL	COMMON DIMENSIONS (MM)		
	MIN	NOM	MAX
e	BSC 1.225		
e'	BSC 1.20		
Q1	4.40	4.55	4.70
H	11.48	11.68	11.88
H1	6.80	6.95	7.10
L	1.60	1.80	2.00
L1	0.50	0.70	0.90
L2	0.48	0.60	0.72
L4	1.00	1.15	1.30

## NOTE

1. CONTROLLED DIMENSION IS MILLIMETER.
2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.

## Revision History

• Rev 24/Aug: Initial Release (Rev 1.0)

## IMPORTANT NOTICES AND DISCLAIMERS

EXCEPT TO THE EXTENT THAT INFORMATION IN THIS DATA SHEET IS EXPRESSLY AND SPECIFICALLY WARRANTED IN WRITING BY NAVITAS SEMICONDUCTOR ("**NAVITAS**"), EITHER PURSUANT TO THE TERMS AND CONDITIONS OF THE LIMITED WARRANTY CONTAINED IN NAVITAS' STANDARD TERMS AND CONDITIONS OF SALE OR A WRITTEN AGREEMENT SIGNED BY AN AUTHORIZED NAVITAS REPRESENTATIVE, (1) ALL INFORMATION IN THIS DATA SHEET OR OTHER RELIABILITY AND TECHNICAL DATA, AND ANY OTHER DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE OR TOOLS, SAFETY INFORMATION AND OTHER RESOURCES, ARE PROVIDED "AS IS" AND WITH ALL FAULTS; AND (2) NAVITAS MAKES NO WARRANTIES OR REPRESENTATIONS AS TO ANY SUCH INFORMATION OR RESOURCES, IN THIS DATA SHEET OR OTHERWISE, AND HEREBY DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

**CUSTOMER RESPONSIBILITIES.** This data sheet and other design resources and information provided by Navitas are intended only for technically trained and skilled developers designing with Navitas- or GeneSiC-branded products ("**Products**"). Performance specifications and the operating parameters of Products described herein are determined in the independent state and may not perform the same way when installed in customer products. The customer (or other user of this data sheet) is solely responsible for (a) designing, validating and testing the products and systems in which Products are incorporated; (b) designing, validating and testing the application in which Products are incorporated; (c) ensuring the application meets applicable standards and any safety, security, regulatory or other requirements; (d) evaluating the suitability of Products for the intended application and the completeness of the information in this data sheet with respect to such application; (e) procuring and/or developing production firmware, if applicable; and (f) completing system qualification, compliance and safety testing, EMC testing, and any automotive, high-reliability or other system qualifications that apply.

**NON-AUTHORIZED USES OF PRODUCTS.** Except to the extent expressly provided in a writing signed by an authorized Navitas representative, Products are not designed, authorized or warranted for use in extreme or hazardous conditions; aircraft navigation, communication or control systems; aircraft power and propulsion systems; air traffic control systems; military, weapons, space-based or nuclear applications; life-support devices or systems, including but not limited to devices implanted into the human body and emergency medical equipment; or applications where product failure could lead to death, personal injury or severe property or environmental damage. The customer or other persons using Products in such applications without Navitas' agreement or acknowledgement, as set forth in a writing signed by an authorized Navitas representative, do so entirely at their own risk and agree to fully indemnify Navitas for any damages resulting from such improper use. In order to minimize risks associated with such applications, you should provide adequate design and operating safeguards.

**CHANGES TO, AND USE OF, THIS DATA SHEET.** This data sheet and accompanying information and resources are subject to change without notice. Navitas grants you permission to use this data sheet and accompanying resources only for the development of an application that uses the Products described herein and subject to the notices and disclaimers set forth above. Any other use, reproduction or display of this data sheet or accompanying resources and information is prohibited. No license is granted to any Navitas intellectual property right or to any third-party intellectual property right. Navitas disclaims any responsibility for, and you will fully indemnify Navitas and its representatives against, any claims, damages, costs, losses and liabilities arising out of your use of this data sheet and any accompanying resources and information.

**TERMS AND CONDITIONS.** All purchases and sales of Products are subject to [Navitas' Standard Terms and Conditions of Sale](#), including the limited warranty contained therein, unless other terms and conditions have been agreed in a writing signed by an authorized Navitas representative. This data sheet, and Navitas' provision of this data sheet or other information and resources, do not expand or otherwise alter those terms and conditions.

Navitas, GeneSiC, the Navitas and GeneSiC logos, GaNFast, GaNSafe, SiCPAK and other Navitas marks used herein are trademarks or registered trademarks of Navitas Semiconductor Limited or its affiliates. Other trademarks used herein are the property of their respective owners.

Copyright © 2024 Navitas Semiconductor Limited and affiliates. All rights reserved.