



Affected Catalog Part Numbers (CPN)

AVR32DA28-E/SO  
AVR32DA28-E/SP  
AVR32DA28-E/SS  
AVR32DA28-I/SO  
AVR32DA28-I/SP  
AVR32DA28-I/SS  
AVR32DA28T-E/SO  
AVR32DA28T-E/SS  
AVR32DA28T-I/SO  
AVR32DA28T-I/SS  
AVR32DA32-E/PT  
AVR32DA32-E/RXB  
AVR32DA32-I/PT  
AVR32DA32-I/RXB  
AVR32DA32T-E/PT  
AVR32DA32T-E/RXB  
AVR32DA32T-I/PT  
AVR32DA32T-I/RXB  
AVR32DA48-E/6LX  
AVR32DA48-E/PT  
AVR32DA48-I/6LX  
AVR32DA48-I/PT  
AVR32DA48T-E/6LX  
AVR32DA48T-E/PT  
AVR32DA48T-I/6LX  
AVR32DA48T-I/PT

# AVR32DA Silicon Errata and Data Sheet Clarification

## AVR32DA28/32/48(S)



[www.microchip.com](http://www.microchip.com) Product Pages: [AVR32DA28](#), [AVR32DA32](#), [AVR32DA48](#)

The AVR32DA28/32/48(S) devices you have received conform functionally to the current device data sheet ([www.microchip.com/DS40002228](http://www.microchip.com/DS40002228)), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the AVR32DA28/32/48(S) devices.

### Notes:

- This document summarizes all the silicon errata issues from all the silicon revisions, previous and current
- Refer to the Device/Revision ID section in the current device data sheet ([www.microchip.com/DS40002228](http://www.microchip.com/DS40002228)) for more detailed information on Device Identification and Revision IDs for your specific device, or contact your local Microchip sales office for assistance

# 1. Silicon Issue Summary

## Legend

- Erratum is not applicable.
- X Erratum is applicable.

| Peripheral | Short Description   | Valid for Silicon Revision |         |         |
|------------|---|----------------------------|---------|---------|
|            |   | Rev. A3 <sup>(1)</sup>     | Rev. A4 | Rev. A7 |
| Device     | Some Reserved Fuse Bits Are '1'   | X                          | -       | -       |
|            | CRC Check During Reset Initialization Is not Functional   | X                          | X       | -       |
|            | Write Operation Lost if Consecutive Writes to Specific Address Spaces                                   | X                          | X       | X       |
| ADC        | ADC MUX Selection and Accumulation Number has Delayed Update When Initialization Delay is Used          | X                          | X       | X       |
| CCL        | The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Devices                    | X                          | X       | X       |
| CLKCTRL    | PLL Status not Working as Expected  | X                          | X       | X       |
| DAC        | DAC Output Buffer Lifetime Drift  | X                          | X       | X       |
| NVMCTRL    | Flash Multi-Page Erase Can Erase Write Protected Section  | X                          | X       | X       |
|            | NVM_EEPROM_ERASE Command does Not Respect Write Protect   | X                          | X       | X       |
| PORT       | Digital Input on Pin Automatically Disabled When Pin Selected for Analog Input                          | X                          | X       | X       |
| RSTCTRL    | BOD Registers not Reset When UPDI Is Enabled  | X                          | X       | X       |
| TCA        | Restart Will Reset Counter Direction in NORMAL and FRQ Mode   | X                          | X       | X       |
| TCB        | CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode  | X                          | X       | X       |
| TCD        | Asynchronous Input Events not Working When TCD Counter Prescaler Is Used                                | X                          | X       | X       |
|            | CMPAEN Controls All WOX for Alternative Pin Functions   | X                          | X       | X       |
|            | Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used | X                          | X       | X       |
| TWI        | The Output Pin Override Does not Function as Expected   | X                          | X       | X       |
|            | Flush Non-Functional  | X                          | X       | X       |
| USART      | Open-Drain Mode Does not Work When TXD Is Configured as Output  | X                          | X       | X       |
|            | Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode                                | X                          | X       | X       |
|            | Receiver Non-Functional after Detection of Inconsistent Synchronization Field                           | X                          | X       | X       |
| ZCD        | All ZCD Output Selection Bits Are Tied to the ZCD0 Bit  | X                          | X       | X       |

## Note:

1. This revision is the initial release of the silicon.

## 2. Silicon Errata Issues

### 2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

### 2.2 Device

#### 2.2.1 Some Reserved Fuse Bits Are '1'

For material with date code 2033 (manufactured in the year 2020, week 33) or older, the default fuse values are not compliant with the data sheet. The fuse values will read out as listed below:

- BODCFG = 0x10
- OSCCFG = 0x78 (The device will use the OSCHF clock source)
- SYSCFG0 = 0xF2
- SYSCFG1 = 0xF8

#### Work Around

None.

#### Affected Silicon Revisions

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | -       | -       |

#### 2.2.2 CRC Check During Reset Initialization Is not Functional

For material with date code 2136 (manufactured in the year 2021, week 36) or older, the CRCSRC bit field in the SYSCFG0 fuse is ignored during Reset initialization. A CRC check will not be performed during Reset initialization. CRCSCAN is only available from the software.

#### Work Around

None.

#### Affected Silicon Revisions

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | -       |

#### 2.2.3 Write Operation Lost if Consecutive Writes to Specific Address Spaces

An ST/STD/STS instruction to address  $\geq 64$  followed by either an ST/STD instruction to address  $< 64$  or a write to the SLPCTRL.CTRLA register will cause a loss of the last write.

#### Work Around

To avoid loss of write operation, use one of the following workarounds depending on address space:

- Insert an NOP instruction before writing to address  $< 64$ , or use the OUT instruction instead of ST/STD
- Insert an NOP instruction before writing to SLPCTRL.CTRLA register

#### Affected Silicon Revisions

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

## 2.3 ADC - Analog-to-Digital Converter

### 2.3.1 ADC MUX Selection and Accumulation Number has Delayed Update When Initialization Delay is Used

If the initialization delay (INITDLY in ADCn.CTRLD register) is non-zero, an update of ADC MUX Selection (ADCn.MUXPOS or ADCn.MUXNEG) or Sample Accumulation Number (ADCn.CTRLB) after enabling ADC or changing reference selection will not take effect until one ADC measurement is completed.

#### Work Around

Perform one of the following:

1. Change ADC MUX selection (ADCn.MUXPOS or ADCn.MUXNEG) and Sample Accumulation Numbers (ADCn.CTRLB) before enabling the ADC or changing the reference selection.
2. Perform a dummy conversion after enabling the ADC or changing reference selection.

#### Affected Silicon Revisions

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

## 2.4 CCL - Configurable Custom Logic

### 2.4.1 The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Devices

The LINK option (INSELn in LUT3CTRLB or LUT3CTRLC is '0x2') does not work; the output from LUT0 will not get connected as an input to LUT3. This occurs only on 28-pin and 32-pin devices.

#### Work Around

Connect LUT0 output to LUT3 input using the Event System.

#### Affected Silicon Revisions

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

## 2.5 CLKCTRL - Clock Controller

### 2.5.1 PLL Status not Working as Expected

The PLL Status (PLLS) bit in the Main Clock Status (MCLKSTATUS) register will never be set to '1' if the Run Standby (RUNSTDBY) bit in PLL Control A (PLLCTRLA) register is set to '1' and no peripherals are requesting the PLL oscillator.

#### Work Around

None.

#### Affected Silicon Revisions

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

## 2.6 DAC - Digital-to-Analog Converter

### 2.6.1 DAC Output Buffer Lifetime Drift

The offset of the DAC output buffer can drift over the device's lifetime if powered with the DAC output buffer disabled.

**Work Around**

Keep the DAC output buffer enabled (OUTEN in DACn.CTRLA is '1') continuously or compensate by measuring the DAC output voltage offset with the ADC and adjust the DAC data register value (DATA[9:0] in DACn.DATA) accordingly.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.7 NVMCTRL - Nonvolatile Memory Controller****2.7.1 Flash Multi-Page Erase Can Erase Write Protected Section**

When using Flash Multi-Page Erase mode, only the first page in the selected address range is verified to be within a section that is not write-protected. If the address range includes any write-protected Application Data pages, it will erase them.

**Work Around**

None.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.7.2 NVM\_EEPROM\_ERASE Command does Not Respect Write Protect**

The NVM\_EEPROM\_ERASE command does not respect the EEPROM Write Protected (EEWP) bit in the Control B (NVMCTRL.CTRLB) register. Content will be erased even though it should not.

**Work Around**

None.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.8 PORT - I/O Configuration****2.8.1 Digital Input on Pin Automatically Disabled When Pin Selected for Analog Input**

If an input pin is selected to be analog input, the digital input function for those pins is automatically disabled.

**Work Around**

None

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.9 RSTCTRL - Reset Controller****2.9.1 BOD Registers not Reset When UPDI Is Enabled**

If the UPDI is enabled, the VLMCTRL, INTCTRL, and INTFLAGS registers in BOD will not be reset by other reset sources than POR.

**Work Around**

None

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.10 TCA - 16-Bit Timer/Counter Type A****2.10.1 Restart Will Reset Counter Direction in NORMAL and FRQ Mode**

When the TCA is configured to a NORMAL or FRQ mode (WGMode in TCAn.CTRLB is '0x0' or '0x1'), a RESTART command or Restart event will reset the count direction to default. The default is counting upwards.

**Work Around**

None.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.11 TCB - 16-Bit Timer/Counter Type B****2.11.1 CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode**

When the TCB is operating in 8-bit PWM mode (CNTMODE in TCBn.CTRLB is '0x7'), the low and high bytes for the CCMP and CNT registers act as 16-bit registers for read and write. They cannot be read or written independently.

**Work Around**

Use 16-bit register access. Refer to the data sheet for further information.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.12 TCD - 12-Bit Timer/Counter Type D****2.12.1 Asynchronous Input Events not Working When TCD Counter Prescaler Is Used**

When configuring TCD to use asynchronous input events (CFG in TCDn.EVCTRLx is '0x2') and the TCD Counter Prescaler (CNTPRES in TCDn.CTRLA) is different from '0x0', events can be missed.

**Work Around**

Use the TCD Synchronization Prescaler (SYNCPRES in TCDn.CTRLA) instead of the TCD Counter Prescaler. Alternatively, use synchronous input events (CFG in TCDn.EVCTRLx is not '0x2') if the input events are longer than one CLK\_TCD\_CNT cycle.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.12.2 CMPAEN Controls All WOx for Alternative Pin Functions**

When TCD alternative pins are enabled (TCD0 in PORTMUX.TCDROUTEA is not '0x0'), all waveform outputs (WOx) are controlled by Compare A Enable (CMPAEN in TCDn.FAULTCTRL).

**Work Around**

None.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.12.3 Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used**

Halting TCD and waiting for software restart (INPUTMODE in TCDn.INPUTCTRLA is '0x7') does not work if compare value A is 0 (CMPASET in TCDn.CMPASET is '0x0') or Dual Slope mode is used (WGMode in TCDn.CTRLB is '0x3').

**Work Around**

Configure the compare value A (CMPASET in TCDn.CMPASET) to be different from 0 and do not use Dual Slope mode (WGMode in TCDn.CTRLB is not '0x3').

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.13 TWI - Two-Wire Interface****2.13.1 The Output Pin Override Does not Function as Expected**

It overrides the output pin driver but not the output value when TWI is enabled. The output on the line will always be high when the value in the PORTx.OUT register is '1' for the pins corresponding to the SDA or SCL.

**Work Around**

Ensure that the values in the PORTx.OUT register corresponding to the SCL and SDA pins are '0' before enabling the TWI.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.13.2 Flush Non-Functional**

Issuing a Flush by writing to the FLUSH bit in TWIn.MCTRLB can cause the TWI Host to be stuck in the Unknown bus state (see BUSSTATE in TWIn.MSTATUS).

**Work Around**

Disable and re-enable the Host using the ENABLE bit in TWIn.MCTRLA. An ordinary operation does not require the use of FLUSH.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.14 USART - Universal Synchronous and Asynchronous Receiver and Transmitter****2.14.1 Open-Drain Mode Does not Work When TXD Is Configured as Output**

When configured as an output, the USART TXD pin can drive the pin high regardless of whether the Open-Drain mode is enabled or not.

**Work Around**

Configure the TXD pin as an input by writing the corresponding bit in PORTx.DIR to '0' when using Open-Drain mode.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.14.2 Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode**

The Start-of-Frame Detection feature enables the USART to wake up from Standby sleep mode upon data reception. The Start-of-Frame Detector can unintentionally be triggered when the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register is set, and the device is in Active mode. If the Receive Data (RXDATA) registers are read while receiving new data, the Receive Complete Interrupt Flag (RXCIF) in the USARTn.STATUS register is cleared. This triggers the Start-of-Frame Detector and falsely detects the next falling edge as a start bit. When the Start-of-Frame Detector detects a start condition, the frame reception is restarted, resulting in corrupt received data. Note that the USART Receive Start Interrupt Flag (RXSIF) always is '0' when in Active mode. No interrupt will be triggered.

**Work Around**

Disable Start-of-Frame Detection by writing '0' to the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register when the device is in Active mode. Re-enable it by writing the bit to '1' before transitioning to Standby sleep mode. This work around depends on a protocol preventing a new incoming frame when re-enabling Start-of-Frame Detection. Re-enabling Start-of-Frame Detection, while a new frame is already incoming, will result in corrupted received data.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.14.3 Receiver Non-Functional after Detection of Inconsistent Synchronization Field**

The USART Receiver becomes non-functional when the Inconsistent Synchronization Field Interrupt Flag (ISFIF) in the Status (USARTn.STATUS) register is set. The ISFIF interrupt flag is set when the Receiver Mode (RXMODE) bit field in the Control B (USARTn.CTRLB) register is configured to Generic Auto-Baud (GENAUTO) or LIN Constrained Auto-Baud (LINAUTO) mode, and the received synchronization frame does not conform to the conditions described in the data sheet. Clearing the flag does not re-enable the USART Receiver.

**Work Around**

When the ISFIF interrupt flag is set, disable and re-enable the USART Receiver by first writing a '0' and then a '1' to the Receiver Enable (RXEN) bit in the Control B (USARTn.CTRLB) register.

**Affected Silicon Revisions**

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

**2.15 ZCD - Zero-Cross Detector****2.15.1 All ZCD Output Selection Bits Are Tied to the ZCD0 Bit**

The Zero Cross Detector n Output (ZCDn) bits in the Pin Position (PORTMUX.ZCDROUTEA) register are tied to ZCD0. Any write to ZCD0 will be reflected in the ZCD1 and ZCD2 as well. Writing to ZCD1 and/or ZCD2 has no effect.

### Work Around

Use the Event System or CCL to make the output of ZCD1 or ZCD2 available on a pin.

### Affected Silicon Revisions

| Rev. A3 | Rev. A4 | Rev. A7 |
|---------|---------|---------|
| X       | X       | X       |

### 3. Data Sheet Clarifications

Note the following typographic corrections and clarifications for the latest version of the device data sheet ([www.microchip.com/DS40002228](http://www.microchip.com/DS40002228)).

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

## 4. Document Revision History

**Note:** The document revision is independent of the silicon revision.

### 4.1 Revision History

| Doc. Rev. | Date    | Comments   |
|-----------|---------|--|
| E         | 12/2024 | <ul style="list-style-type: none"> <li>Added new device revision (A7)</li> <li>Added errata: <ul style="list-style-type: none"> <li>Device: <i>Write Operation Lost if Consecutive Writes to Specific Address Spaces</i></li> <li>ADC: <i>ADC MUX Selection and Accumulation Number has Delayed Update When Initialization Delay is Used</i></li> <li>NVMCTRL: <i>NVM_EEPROM_ERASE Command does Not Respect Write Protect</i></li> <li>TCB: <i>TCB4 Waveform Output Alternative 1 Non-Functional</i></li> <li>USART: <i>Receiver Non-Functional after Detection of Inconsistent Synchronization Field</i></li> </ul> </li> <li>Removed data sheet clarifications: <ul style="list-style-type: none"> <li>3.1. Features</li> <li>3.2. FUSE - Configuration and User Fuses</li> <li>3.3. RSTCTRL - Reset Controller</li> <li>3.4. TWI - Two-Wire Interface</li> <li>3.5. Electrical Characteristics - Peripheral Power Consumption</li> <li>3.6. Electrical Characteristics - Memory Programming Specifications</li> <li>3.7. Electrical Characteristics - VREF</li> <li>3.8. Electrical Characteristics - DAC</li> <li>3.9. Electrical Characteristics - ADC</li> </ul> </li> </ul> |
| D         | 02/2022 | <ul style="list-style-type: none"> <li>Added data sheet clarifications: <ul style="list-style-type: none"> <li>3.1. Features</li> <li>3.2. FUSE - Configuration and User Fuses</li> <li>3.5. Electrical Characteristics - Peripheral Power Consumption</li> <li>3.6. Electrical Characteristics - Memory Programming Specifications</li> <li>3.7. Electrical Characteristics - VREF</li> <li>3.8. Electrical Characteristics - DAC</li> <li>3.9. Electrical Characteristics - ADC</li> </ul> </li> <li>Updated data sheet clarifications: <ul style="list-style-type: none"> <li>3.3. RSTCTRL - Reset Controller</li> <li>3.4. TWI - Two-Wire Interface</li> </ul> </li> </ul>   |

.....continued

| Doc. Rev. | Date    | Comments  |
|-----------|---------|---|
| C         | 10/2021 | <ul style="list-style-type: none"> <li>Updated errata: <ul style="list-style-type: none"> <li>Device: <i>Some Reserved Fuse Bits Are '1'</i></li> <li>Device: <i>CRC Check During Reset Initialization Is Not Functional</i></li> <li>USART: <i>Start-of-Frame Detection Can Unintentionally Be Enabled in Active Mode When RXCIF Is '0'</i></li> </ul> </li> <li>Added errata: <ul style="list-style-type: none"> <li>CLKCTRL: <i>PLL Status Not Working as Expected</i></li> <li>DAC: <i>DAC Output Buffer Lifetime Drift</i></li> <li>NVMCTRL: <i>Flash Multi-Page Erase Can Erase Write Protected Section</i></li> <li>TCD: <i>Halting TCD and Wait for SW Restart Does Not Work if Compare Value A Is 0 or Dual Slope Mode Is Used</i></li> <li>TWI: <i>Flush Nonfunctional</i></li> </ul> </li> </ul>   |
| B         | 11/2020 | <ul style="list-style-type: none"> <li>Added new device revision (A4)</li> <li>Added errata: <ul style="list-style-type: none"> <li>Device: <i>Some Reserved Fuse Bits Are '1'</i></li> <li>Device: <i>CRC Check During Reset Initialization Is Not Functional</i></li> <li>CCL: <i>The LINK Input Source Selection for LUT3 Is Not Functional on 28- and 32-Pin Device</i></li> <li>RSTCTRL: <i>BOD Registers Not Reset When UPDI Is Enabled</i></li> <li>TCA: <i>Restart Will Reset Counter Direction in NORMAL and FRQ Mode</i></li> <li>TCB: <i>CCMP and CNT Registers Operate as 16-Bit Registers in 8-Bit PWM Mode</i></li> <li>TCD: <i>Asynchronous Input Events Not Working When TCD Counter Prescaler Is Used</i></li> <li>USART: <i>Start-of-Frame Detection Can Unintentionally Be Enabled in Active Mode When RXCIF Is '0'</i></li> </ul> </li> </ul> |
| A         | 06/2020 | Initial document release  |

## Microchip Information

### Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-0115-6

### Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/client-support-services](http://www.microchip.com/en-us/support/design-help/client-support-services).

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.