



The DNA of tech.™

# Product Information Notification

Product Group: SIL/Sunday February 16, 2025/PIN-SIL-000501-2025-REV-0



## SiC575A and SiC675A Datasheet Update

For further information, please contact your regional Vishay office.

### CONTACT INFORMATION

#### Americas

Vishay Americas  
2585 Junction Avenue  
-  
San Jose United States 95134- 1923  
Phone: +1-408-988-8000  
Fax:  
-

#### Europe

Vishay Europe Sales GmbH  
Dr Felix Zandman Platz 1  
-  
Selb Germany 95101  
Phone: +49-9287-710  
Fax:  
business-europe@vishay.com

#### Asia

Vishay Intertechnology Asia Pte.Ltd  
37A Tampines Street 92  
#07-01  
Singapore Singapore Singapore 528886  
Phone: +65-6788-6668  
Fax:  
business-asia@vishay.com

**Description of Change:** Update Pin Configuration and Product Summary to correct previous errors.

**Reason for Change:** Update and corrected Data Sheet

**Expected Influence on Quality/Reliability/Performance:** There will be no effect on performance, quality or reliability.

**Part Numbers/Series/Families Affected:** SIC575ACD-T1-GE3, SIC675ACD-T1-GE3,

**Vishay Brand(S):** Vishay Siliconix

#### Time Schedule:

Start Shipment Date: Monday March 17, 2025

**Sample Availability:** Samples are available now

**Product Identification:** Lot Number and Country of Origin

**Qualification Data:** Available upon Request

**Issued By:** Lisette Saba, malinalisette.saba@vishay.com



PIN-SIL-000501-2025-REV-0

# **Data Sheet comparison**

**February 2025**



PIN-SIL-000501-2025-REV-0

## Data Sheet of SIC575A

### Updated Datasheet

PIN CONFIGURATION		
PIN NUMBER	NAME	FUNCTION
1	T <sub>MON</sub>	Temperature monitor output. For multiphase, the T <sub>MON</sub> pins can be connected together as a common bus; the highest voltage (representing the highest temperature) is sent to the PWM controller. T <sub>MON</sub> is pulled high (V <sub>CC_3V3</sub> ) to indicate an over-temperature fault. T <sub>MON</sub> can be turned off or used for other functions via serial digital interface. No more than 470 pF total capacitance can be directly connected across the T <sub>MON</sub> and GND pins; with a series resistor, a higher capacitance load is
2	SDIF <sub>DATA</sub>	Serial digital interface data input and output; connect 1 kΩ to 3.3 V
3	SDIF <sub>CLK</sub>	Serial digital interface clock input
4	PV <sub>CC_5V</sub>	+5 V logic and gate drive bias supply; place a high quality low ESR ceramic capacitor (~1 μF/X7R) in close proximity from this pin to A <sub>GND</sub>
5, 25	GL	No connect (this is a low side gate driver output (GL), optional to monitor for system debugging)
6, 7, 13, 14	P <sub>GND</sub>	Power ground (source connection of low side MOSFET)
8, 9, 10, 11, 12	SW	Switching junction node between HFET source and LFET drain; connect directly to output inductor
15, 16, 17	V <sub>IN</sub>	Input of power stage (to drain of high side MOSFET); place at least two ceramic capacitors (10 μF or higher, X5R or X7R) in close proximity across V <sub>IN</sub> and P <sub>GND</sub> ; for optimal performance, place as many vias as possible in the bottom side V <sub>IN</sub> paddle
18	PHASE	Return of boot capacitor; internally connected to SW <sub>node</sub> so no external routing required for SW connection
19	BOOT	Floating bootstrap supply pin for the upper gate drive; place a high quality low ESR ceramic capacitor (0.1 μF/X7R to 0.22 μF/X7R) in close proximity across BOOT and PHASE pins
20	PWM	PWM input of gate driver, compatible with 3.3 V tri-state PWM signal
21	V <sub>CC_3V3</sub>	+3.3 V logic bias supply; place a high quality low ESR ceramic capacitor (~1 μF/X7R) in close proximity from this pin to GND
22,25	AGND	A <sub>GND</sub> of driver IC
23	REF <sub>IN</sub>	Input for external reference voltage for I <sub>MON</sub> signal; this voltage should be between 0.8 V and 1.3 V; connect REF <sub>IN</sub> to the appropriate current sense input of the controller; place a high quality low ESR ceramic capacitor (~0.1 μF) in close proximity from this pin to A <sub>GND</sub>
24	I <sub>MON</sub>	Current monitor output, referenced to REF <sub>IN</sub> ; pulls low to indicate ZCD in DCM mode; connect the I <sub>MON</sub> output to the appropriate current sense input of the controller; no more than 56 pF capacitance can be directly connected across the I <sub>MON</sub> and REF <sub>IN</sub> pins

### Previous Datasheet

PIN CONFIGURATION		
PIN NUMBER	NAME	FUNCTION
1	T <sub>MON</sub>	Temperature monitor output. For multiphase, the T <sub>MON</sub> pins can be connected together as a common bus; the highest voltage (representing the highest temperature) is sent to the PWM controller. T <sub>MON</sub> is pulled high (V <sub>CC_3V3</sub> ) to indicate an over-temperature fault. T <sub>MON</sub> can be turned off or used for other functions via serial digital interface. No more than 470 pF total capacitance can be directly connected across the T <sub>MON</sub> and GND pins; with a series resistor, a higher capacitance load is
2	SDIFD	Serial digital interface data input and output; connect 1 kΩ to 3.3 V
3	SDIFC	Serial digital interface clock input
4	PV <sub>CC_5V</sub>	+5 V logic and gate drive bias supply; place a high quality low ESR ceramic capacitor (~1 μF/X7R) in close proximity from this pin to A <sub>GND</sub>
5, 25	GL	No connect (this is a low side gate driver output (GL), optional to monitor for system debugging)
6, 7, 13, 14	P <sub>GND</sub>	Power ground (source connection of low side MOSFET)
8, 9, 10, 11, 12	SW	Switching junction node between HFET source and LFET drain; connect directly to output inductor
15, 16, 17	V <sub>IN</sub>	Input of power stage (to drain of high side MOSFET); place at least two ceramic capacitors (10 μF or higher, X5R or X7R) in close proximity across V <sub>IN</sub> and P <sub>GND</sub> ; for optimal performance, place as many vias as possible in the bottom side V <sub>IN</sub> paddle
18	PHASE	Return of boot capacitor; internally connected to SW <sub>node</sub> so no external routing required for SW connection
19	BOOT	Floating bootstrap supply pin for the upper gate drive; place a high quality low ESR ceramic capacitor (0.1 μF/X7R to 0.22 μF/X7R) in close proximity across BOOT and PHASE pins
20	PWM	PWM input of gate driver, compatible with 3.3 V tri-state PWM signal
21	V <sub>CC_3V3</sub>	+3.3 V logic bias supply; place a high quality low ESR ceramic capacitor (~1 μF/X7R) in close proximity from this pin to GND
22,26	AGND	A <sub>GND</sub> of driver IC
23	REF <sub>IN</sub>	Input for external reference voltage for I <sub>MON</sub> signal; this voltage should be between 0.8 V and 1.3 V; connect REF <sub>IN</sub> to the appropriate current sense input of the controller; place a high quality low ESR ceramic capacitor (~0.1 μF) in close proximity from this pin to A <sub>GND</sub>
24	I <sub>MON</sub>	Current monitor output, referenced to REF <sub>IN</sub> ; pulls low to indicate ZCD in DCM mode; connect the I <sub>MON</sub> output to the appropriate current sense input of the controller; no more than 56 pF capacitance can be directly connected across the I <sub>MON</sub> and REF <sub>IN</sub> pins



### Updated Datasheet

PRODUCT SUMMARY	
Part number	SiC575A
Description	40 A smart power stage, 4.5 V <sub>IN</sub> to 21 V <sub>IN</sub> , 3.3 V PWM with diode emulation mode
Input voltage min. (V)	4.5
Input voltage max. (V)	21
Current rating (A)	40
Switch frequency max. (kHz)	2000
Enable (yes / no)	No
Monitoring features	I <sub>MON</sub> , T <sub>MON</sub>
Protection	UVLO, OCP, OTP
Light load mode	Diode emulation
Pulse-width modulation (V)	3.3
Package type	PowerPAK MLP24-45L
Package size (W, L, H) (mm)	4.0 x 5.0 x 0.75
Status code	1
Product type	VRPower (DrMOS)
Applications	Computer, industrial, networking

### Previous Datasheet

PRODUCT SUMMARY	
Part number	SiC575A
Description	60 A smart power stage, 4.5 V <sub>IN</sub> to 18 V <sub>IN</sub> , 3.3 V PWM with diode emulation mode
Input voltage min. (V)	4.5
Input voltage max. (V)	18
Continuous current rating max. (A)	40
Switch frequency max. (kHz)	2000
Enable (yes / no)	No
Monitoring features	I <sub>MON</sub> , T <sub>MON</sub>
Protection	UVLO, OCP, OTP, HS-short
Light load mode	Diode emulation
Pulse-width modulation (V)	3.3
Package type	PowerPAK MLP24-45L
Package size (W, L, H) (mm)	4.0 x 5.0 x 0.60
Status code	2
Product type	VRPower (DrMOS)
Applications	Computer, industrial, networking



PIN-SIL-000501-2025-REV-0

## Data Sheet of SIC675A

### Updated Datasheet

PIN CONFIGURATION		
PIN NUMBER	NAME	FUNCTION
1	SDIF_DATA	Serial digital interface data input and output. Connect 1 k $\Omega$ to 3.3 V
2	SDIF_CLK	Serial digital interface clock input
3	PV <sub>CC</sub>	+5 V logic and gate drive bias supply. Place a high quality low ESR ceramic capacitor (~1 $\mu$ F/X7R) in close proximity from this pin to A <sub>GND</sub>
4, 17, 18, 19, 33	P <sub>GND</sub>	Power ground (source connection of low side MOSFET)
5, 32	GL	This is a low side gate driver output (GL)
6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16	SW	No connect (this is a low side gate driver output (GL), optional to monitor for system debugging)
20, 21, 25, 34	V <sub>IN</sub>	Input of power stage (to drain of High side MOSFET). Place at least 2 ceramic capacitors (10 $\mu$ F or higher, X5R or X7R) in close proximity across V <sub>IN</sub> and P <sub>GND</sub> . For optimal performance, place as many vias as possible in the bottom side V <sub>IN</sub> paddle
22	PHASE	Return of boot capacitor. Internally connected to SW node so no external routing required for SW connection
23	BOOT	Floating bootstrap supply pin for the upper gate drive. Place a high quality low ESR ceramic capacitor (0.1 $\mu$ F/X7R to 0.22 $\mu$ F/X7R) in close proximity across BOOT and PHASE pins
24	PWM	PWM input of gate driver, compatible with 3.3 V tri-state PWM signal
26	V <sub>CC_3 V 3</sub>	+3.3 V logic bias supply. Place a high quality low ESR ceramic capacitor (~1 $\mu$ F/X7R) in close proximity from this pin to GND
27, 31	A <sub>GND</sub>	A <sub>GND</sub> of driver IC
28	REF <sub>IN</sub>	Input for external reference voltage for I <sub>MON</sub> signal. This voltage should be between 0.8 V and 1.3 V. Connect REF <sub>IN</sub> to the appropriate current sense input of the controller. Place a high quality low ESR ceramic capacitor (~ 0.1 $\mu$ F) in close proximity from this pin to A <sub>GND</sub>
29	I <sub>MON</sub>	Current monitor output, referenced to REF <sub>IN</sub> . Pulls low to indicate ZCD in DCM mode. Connect the I <sub>MON</sub> output to the appropriate current sense input of the controller. No more than 56pF capacitance can be directly connected across the I <sub>MON</sub> and REF <sub>IN</sub> pins.
30	T <sub>MON</sub>	Temperature monitor output. For multiphase, the T <sub>MON</sub> pins can be connected together as a common bus; the highest voltage (representing the highest temperature) will be sent to the PWM controller. T <sub>MON</sub> will be pulled high (to 2.5 V) to indicate an over-temperature fault. No more than 250 pF total capacitance can be directly connected across T <sub>MON</sub> and GND pins; with a series resistor, a higher capacitance load is allowed, such as 1 k $\Omega$ for 100 nF load

### Previous Datasheet

PIN CONFIGURATION		
PIN NUMBER	NAME	FUNCTION
1	SDIFD	Serial digital interface data input and output. Connect 1 k $\Omega$ to 3.3 V
2	SDIFC	Serial digital interface clock input
3	PV <sub>CC_5 V</sub>	+5 V logic and gate drive bias supply. Place a high quality low ESR ceramic capacitor (~1 $\mu$ F/X7R) in close proximity from this pin to A <sub>GND</sub>
4, 17, 18, 31, 33	P <sub>GND</sub>	Power ground (source connection of low side MOSFET)
5, 32	GL	This is a low side gate driver output (GL)
6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16	SW	No connect (this is a low side gate driver output (GL), optional to monitor for system debugging)
20, 21, 34	V <sub>IN</sub>	Input of power stage (to drain of High side MOSFET). Place at least 2 ceramic capacitors (10 $\mu$ F or higher, X5R or X7R) in close proximity across V <sub>IN</sub> and P <sub>GND</sub> . For optimal performance, place as many vias as possible in the bottom side V <sub>IN</sub> paddle
22	PHASE	Return of boot capacitor. Internally connected to SW node so no external routing required for SW connection
23	BOOT	Floating bootstrap supply pin for the upper gate drive. Place a high quality low ESR ceramic capacitor (0.1 $\mu$ F/X7R to 0.22 $\mu$ F/X7R) in close proximity across BOOT and PHASE pins
24	PWM	PWM input of gate driver, compatible with 3.3 V tri-state PWM signal
26	V <sub>CC_3 V 3</sub>	+3.3 V logic bias supply. Place a high quality low ESR ceramic capacitor (~1 $\mu$ F/X7R) in close proximity from this pin to GND
27	A <sub>GND</sub>	A <sub>GND</sub> of driver IC
28	REF <sub>IN</sub>	Input for external reference voltage for I <sub>MON</sub> signal. This voltage should be between 0.8 V and 1.3 V. Connect REF <sub>IN</sub> to the appropriate current sense input of the controller. Place a high quality low ESR ceramic capacitor (~ 0.1 $\mu$ F) in close proximity from this pin to A <sub>GND</sub>
29	I <sub>MON</sub>	Current monitor output, referenced to REF <sub>IN</sub> . Pulls low to indicate ZCD in DCM mode. Connect the I <sub>MON</sub> output to the appropriate current sense input of the controller. No more than 56pF capacitance can be directly connected across the I <sub>MON</sub> and REF <sub>IN</sub> pins.
30	T <sub>MON</sub>	Temperature monitor output. For multiphase, the T <sub>MON</sub> pins can be connected together as a common bus; the highest voltage (representing the highest temperature) will be sent to the PWM controller. T <sub>MON</sub> will be pulled high (to 2.5 V) to indicate an over-temperature fault. No more than 250 pF total capacitance can be directly connected across T <sub>MON</sub> and GND pins; with a series resistor, a higher capacitance load is allowed, such as 1 k $\Omega$ for 100 nF load



PIN-SIL-000501-2025-REV-0

### Updated Datasheet

Added product summary table in the updated datasheet

PRODUCT SUMMARY	
Part number	SiC675A
Description	60 A smart power stage, 4.5 V <sub>IN</sub> to 21 V <sub>IN</sub> , 3.3 V PWM with diode emulation mode
Input voltage min. (V)	4.5
Input voltage max. (V)	21
Current rating (A)	60
Switch frequency max. (kHz)	2000
Enable (yes / no)	No
Monitoring features	I <sub>MON</sub> , T <sub>MON</sub>
Protection	UVLO, OCP, OTP
Light load mode	Diode emulation
Pulse-width modulation (V)	3.3
Package type	PowerPAK® MLP30-55L
Package size (W, L, H) (mm)	5.0 x 5.0 x 0.75
Status code	1
Product type	VRPower (DrMOS)
Applications	Computer, industrial, networking

### Previous Datasheet

No product summary table in the previous datasheet.