

## Power Stage

## 650 V GaN HEMT Power Stage

**BM3G115MUV-LB**

## General Description

This product is a rank product for the industrial equipment market. This is the best product for use in these applications.

BM3G115MUV-LB provides an optimum solution for all electronics systems that requires high power density and efficiency.

By integrating the 650 V enhancement GaN HEMT and silicon driver to ROHM's original package, parasitic inductance caused by a PCB and wire bonding is reduced significantly compared to traditional discrete solutions.

Owing to this, a high switching slew rate up to 150 V/ns can be achieved. On the other hand, adjustable gate drive strength contributes to low EMI, and various protections and other additional functions provide optimized cost, PCB size.

This IC is designed to adapt major exist controllers, so that it also can be used to replace the traditional discrete power switches, such as super junction MOSFET.

### Key Specifications

- Power Supply Voltage Range
  - VDD pin: 6.83 V to 30 V
  - D pin: 650 V (Max)
  - IN pin: -0.6 V to +30 V
- VDD Operating Current @ 500 kHz: 1.2 mA (Typ)
- VDD Quiescent Current: 150  $\mu$ A (Typ)
- Allowable Input Switching Frequency: 2 MHz (Max)
- Turn-on Delay Time: 14 ns (Typ)
- Turn-off Delay Time: 19 ns (Typ)
- Operating Temperature Range: -40 °C to +105 °C
- GaN HEMT D-S ON State Resistance: 150m $\Omega$  (Typ)

## Features


- Nano Cap™ Integrated 5 V LDO
- Wide Operating Range for VDD Pin Voltage
- Wide Operating Range for IN Pin Voltage
- Low VDD Quiescent and Operating Current
- Low Propagation Delay
- High dv/dt Immunity
- Adjustable Gate Drive Strength
- Power Good Signal Output
- VDD UVLO Protection
- Thermal Shutdown Protection

## Package

VQFN046V8080

**W (Typ) x D (Typ) x H (Max)**


8.0 mm x 8.0 mm x 1.0 mm  
pitch 0.5 mm



## Applications


- Industrial Equipment, Power Supplies with High Power Density, High Efficiency Demand, or Bridge Topology such as Totem-pole PFC, LLC Power Supply, Adaptor, etc.

## Typical Application Circuit



Nano Cap™ is a trademark or a registered a trademark of ROHM Co., Ltd.

Pin Configuration




Pin Descriptions

Pin Number	Pin Name	I/O	Function
1, 2, 17-22, 25-32	S	O	GaN HEMT SOURCE pin
3	TEST	I	TEST function pin <sup>(Note 1)</sup>
4, 13	GND	O	GND pin <sup>(Note 2)</sup>
5, 7, 9, 10, 14, 16, 23, 24	N.C.	-	Non-connection <sup>(Note 3)</sup>
6	VDD	I	Power supply input pin
8	LDO5V	O	5 V LDO output pin
11	PG	O	Power good signal output pin
12	RSR	I	Gate drive strength adjustment pin
15	IN	I	Non-inverting gate drive input
33-46	D	I	GaN HEMT DRAIN pin
-	EXP	O	GaN HEMT SOURCE pin <sup>(Note 2)</sup>
-	C.S	-	Corner pin <sup>(Note 4)</sup>
-	C.N.C	-	Corner pin, non-connection <sup>(Note 3)</sup>

(Note 1) Connect to the GND pin.  
(Note 2) It is connected to the S pin internally, but also connect to the S pin on the PCB.  
(Note 3) Do not connect to other pins.  
(Note 4) It is connected to the S pin internally, but do not connect to other pins on the PCB.

Block Diagram



## Description of Blocks

### 1 Overview

The IC, which integrates GaN device, gate driver and other additional functions such as protections, offers an optimum solution for making high power density design much easier and more efficient.

Due to a zero reverse recovery and extremely low output capacitance of GaN device, the IC achieves excellent efficiency especially in bridge-based topologies. It is also possible to replace existing Si MOSFETs and heatsinks to improve the efficiency and PCB size.

The integrated gate driver with wide operating the VDD pin and the IN pin input voltage range brings a remarkable switching performance such as a high drain slew rate and low propagation delay, and it also makes the GaN device even much easier to use than traditional Si MOSFET discrete.

Furthermore, various protections such as VDD UVLO, LDO output UVP, thermal shutdown (TSD) are also integrated to protect this IC from damages. A power good signal is outputted from the PG pin, and it switches to a low level if any abnormal state is detected.

### 2 Feature Descriptions

#### 2.1 E-Mode GaN HEMT

This IC integrates an enhancement-mode (normally-off) GaN device.

The enhancement-mode GaN device has smaller parasitic inductance and less switching loss than the cascode topology which connects a depletion-mode (normally-on) GaN device and a Si MOSFET in series because the cascode topology has additional parasitic inductance between a depletion-mode GaN device and Si MOSFET.

These characteristics offer advanced switching performance physically, and that is significant especially in large current applications.

#### 2.2 Regulated Gate Clamper and Gate Driver

This IC integrates an original gate driver for the enhancement-mode GaN device, and the driver keeps off until VDD UVLO and TSD are judged as normal.

The internal regulated gate clamper allows a wide operating range of the VDD pin voltage.

#### 2.3 Nano Cap™ Integrated LDO

Nano Cap™ is a combination of technologies which allow stable operation even if output capacitance is connected with the range of nF unit.

This IC integrates a LDO regulator with 5 V output voltage.

It is designed to be used as a power supply for other components such as a digital isolator for the high side IN pin's input signal in bridge applications. It is recommended to use an output capacitor  $C_{LDO5V}$  of at least 0.1  $\mu\text{F}$  or more between the LDO5V pin and the GND pin.

Use ceramic capacitor which has low ESR as the output capacitor  $C_{LDO5V}$ .

#### 2.4 Interface

It is possible to use the output of most of general MCUs or ACDC controllers as the IN pin's input signal directly, due to the original IN input interface circuit.

The PG pin is an open drain output for a power good signal of this IC.

If all protections are judged as normal, and the IN pin state for input signal is valid (after  $t_{D\_IN}$  from VDD UVLO release), the PG pin voltage keeps a high impedance state.

If one or more protections are detected, the PG pin is pulled down to low level by internal resistor  $R_{PG\_PD}$ . It can be outputted to the digital isolator or the controller IC to report the abnormal state of this IC.

The protections and abnormal states, and corresponding PG pin state are shown in Table 1.

However, VDD pin voltage is  $V_{OFF}$  or less, the PG pin is forcibly high impedance state.

Table 1. Protections Introducing the PG Pin Low Level

Protections and Abnormal States ("1" = Detected, "0" = Non-detected, "X" = Don't care)			PG Pin State ("L" = Pulled down to GND, "Hi-Z" = High Impedance)
VDD UVLO	LDO5V UVP	TSD	
1	X	X	L
X	1	X	L
X	X	1	L
0	0	0	Hi-Z

## 2 Feature Descriptions – continued

### 2.5 Drive Strength Setting

Generally, there is a tradeoff between efficiency and EMI. A higher switching slew rate reduces the switching loss, in the other hand, it also increases the switching noise.

By adjusting a resistor  $R_{SR}$  between the RSR pin and the GND pin, the turn-on slew rate  $SR_{ON}$  can be selected freely from 28 V/ns to 112 V/ns.

The larger the value of  $R_{SR}$ , the higher the value of  $SR_{ON}$ .

When the value of  $R_{SR}$  is 100 k $\Omega$  or more, the value of  $SR_{ON}$  is clamped to a constant value.

It allows users to optimize the switching speed according to specific circumstance, such as an EMI filter space, PCB layout, etc.

Refer to Figure 26 for the relationship between  $R_{SR}$  and  $SR_{ON}$ .

### 2.6 VREG, VDD Protections, Thermal Shutdown

This IC has internal regulators, some protection circuits.

## Description of Blocks – continued

## 3 Start Sequence

Start sequence is shown in Figure 1.




Figure 1. Start Sequences Timing Chart

- A1: When the VDD pin voltage exceeds  $V_{OFF}$ , the IC becomes to operational state, and the PG pin state becomes pulled down internally.
- B1: When the VDD pin voltage exceeds  $V_{UVLO1}$ , the IC starts to operate, and the LDO5V pin voltage starts to rise.
- C1: The IC is ready for an input signal from the IN pin after  $t_{D\_IN}$  from B1. It becomes possible to drive the integrated GaN HEMT.
- D1: When the LDO5V pin voltage exceeds  $V_{UVP1}$ , the conditions for outputting power good signal are satisfied. The time from B1 to D1 is defined as  $t_{LDO5V}$ .
- E1: The PG pin state changes from internally pulled down to a high impedance after  $t_{D\_PG}$  from D1.

## Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Conditions
Maximum Applied Voltage 1	V <sub>MAX1A</sub>	-0.3 to +650	V	D pin voltage, DC
	V <sub>MAX1B</sub>	-0.3 to +800	V	D pin voltage, tpulse < 1 μs <sup>(Note 1)</sup>
Maximum Applied Voltage 2	V <sub>MAX2</sub>	-0.3 to +35	V	VDD pin voltage
Maximum Applied Voltage 3	V <sub>MAX3</sub>	-0.6 to +35	V	IN pin voltage
Maximum Applied Voltage 4	V <sub>MAX4</sub>	-0.3 to +6.0	V	TEST, LDO5V, RSR, PG pin voltage
Maximum Inflow Current	I <sub>MAX</sub>	5.0	mA	PG pin Inflow current
DRAIN Pin Current	I <sub>D1(RMS)</sub>	12.2	A	RMS, Tc = 25 °C
	I <sub>D2(RMS)</sub>	7.7	A	RMS, Tc = 100 °C
	I <sub>D3(RMS)</sub>	5.4	A	RMS, Tc = 125 °C
	I <sub>D1(PULSE)</sub>	39.7	A	tpulse < 1 μs <sup>(Note 1)</sup> , Tc = 25 °C
	I <sub>D2(PULSE)</sub>	25.1	A	tpulse < 1 μs <sup>(Note 1)</sup> , Tc = 100 °C
	I <sub>D3(PULSE)</sub>	17.7	A	tpulse < 1 μs <sup>(Note 1)</sup> , Tc = 125 °C
DRAIN dv/dt	dv/dt	150	V/ns	V <sub>D</sub> = 0 V to 400 V
Maximum Junction Temperature	Tjmax	150	°C	
Storage Temperature Range	Tstg	-55 to +150	°C	

**Caution 1:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

**Caution 2:** Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

(Note 1) Duty is less than 1 %.

## Thermal Resistance (Note 2)

Parameter	Symbol	Thermal Resistance (Typ)	Unit	Condition
VQFN046V8080				
Junction to Ambient 1	θ <sub>JA1</sub>	90.5	°C/W	1s <sup>(Note 3)</sup>
Junction to Ambient 2	θ <sub>JA2</sub>	25.8	°C/W	2s2p <sup>(Note 4)</sup>
Junction to Case (Bottom)	θ <sub>JC(BOT)</sub>	2.3	°C/W	
Junction to Top Characterization Parameter 1 <sup>(Note 5)</sup>	Ψ <sub>JT1</sub>	13	°C/W	1s <sup>(Note 3)</sup>
Junction to Top Characterization Parameter 2 <sup>(Note 5)</sup>	Ψ <sub>JT2</sub>	6	°C/W	2s2p <sup>(Note 4)</sup>

(Note 2) Based on JESD51-2A (Still-Air), JESD51-14.

(Note 3) Using a PCB board based on JESD51-3.

(Note 4) Using a PCB board based on JESD51-5, 7.

(Note 5) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

Layer Number of Measurement Board	Material	Board Size
Single	FR-4	114.3 mm x 76.2 mm x 1.57 mmt

Top	
Copper Pattern	Thickness
Footprints and Traces	70 μm

Layer Number of Measurement Board	Material	Board Size	Thermal Via <sup>(Note 6)</sup>	
			Pitch	Diameter
4 Layers	FR-4	114.3 mm x 76.2 mm x 1.6 mmt	1.20 mm	Φ0.30 mm

Top		2 Internal Layers		Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70 μm	74.2 mm x 74.2 mm	35 μm	74.2 mm x 74.2 mm	70 μm

(Note 6) This thermal via connect with the copper pattern of layers 1,2, and 4. The placement and dimensions obey a land pattern.

## Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Drain Voltage Range	V <sub>DRAIN</sub>	-	-	650	V	D pin voltage, DC
Power Supply Voltage Range	V <sub>DD</sub>	6.83	15	30	V	VDD pin voltage
Input Voltage Range 1	V <sub>IN_H</sub>	4.5	5	30	V	IN pin high voltage
Input Voltage Range 2	V <sub>IN_L</sub>	-0.6	0	+0.3	V	IN pin low voltage
LDO5V Load Current Range	I <sub>LDO5V</sub>	-	-	10	mA	V <sub>DD</sub> = 15 V
LDO5V Pin Output Capacitance Range	C <sub>LDO5V</sub>	0.1	-	100	μF	
RSR Pin Pull-down Resistance Range	R <sub>SR</sub>	0	-	OPEN	Ω	
Operating Temperature	Topr	-40	-	+105	°C	Surrounding temperature

Electrical Characteristics (Unless noted otherwise, V<sub>DD</sub> = 15 V, Ta = 25 °C)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
GaN HEMT						
D-S Withstand Voltage	V <sub>(BR)DDS1</sub>	650	-	-	V	V <sub>IN</sub> = 0 V
	V <sub>(BR)DDS2</sub>	800	-	-	V	V <sub>IN</sub> = 0 V, tpulse < 1 μs <sup>(Note 1)</sup>
D Pin Leak Current	I <sub>DSS1</sub>	-	-	10	μA	V <sub>DS</sub> = 650 V, V <sub>IN</sub> = 0 V, Ta = 25 °C
	I <sub>DSS2</sub>	-	10	-	μA	V <sub>DS</sub> = 650 V, V <sub>IN</sub> = 0 V, Ta = 150 °C
D-S ON State Resistance	R <sub>ON1</sub>	-	150	195	mΩ	I <sub>D</sub> = 4.0 A, V <sub>IN</sub> = 5 V, Ta = 25 °C
	R <sub>ON2</sub>	-	315	-	mΩ	I <sub>D</sub> = 4.0 A, V <sub>IN</sub> = 5 V, Ta = 125 °C
	R <sub>ON3</sub>	-	360	-	mΩ	I <sub>D</sub> = 4.0 A, V <sub>IN</sub> = 5 V, Ta = 150 °C
S-D Reverse Voltage	V <sub>SD</sub>	-	2.4	-	V	I <sub>D</sub> = -4.0 A, V <sub>IN</sub> = 0 V
Output Capacitance	C <sub>OSS</sub>	-	24.5	-	pF	V <sub>IN</sub> = 0 V, V <sub>D</sub> = 400 V, f = 1 MHz
Energy Related Effective Output Capacitance	C <sub>O(ER)</sub>	-	32.9	-	pF	V <sub>IN</sub> = 0 V, V <sub>D</sub> = 0 V to 400 V
Time Related Effective Output Capacitance	C <sub>O(TR)</sub>	-	52.5	-	pF	V <sub>IN</sub> = 0 V, V <sub>D</sub> = 0 V to 400 V
Reverse Recovery Charge	Q <sub>RR</sub>	-	0	-	nC	
Circuit Current						
VDD Operating Current	I <sub>ON1</sub>	-	1.2	1.7	mA	D pin = open, R <sub>SR</sub> = 0 Ω operating at 500 kHz, duty = 50 %
VDD Quiescent Current	I <sub>ON2</sub>	-	150	200	μA	V <sub>IN</sub> = 0 V, R <sub>SR</sub> = 0 Ω
VDD Standby Current	I <sub>STB</sub>	-	80	160	μA	V <sub>DD</sub> = 5 V
VDD Pin						
VDD Operating Limit Voltage	V <sub>OFF</sub>	-	-	3	V	
VDD UVLO Release Voltage	V <sub>UVLO1</sub>	6.17	6.50	6.83	V	VDD pin voltage rising
VDD UVLO Detection Voltage	V <sub>UVLO2</sub>	5.67	5.85	6.03	V	VDD pin voltage dropping
VDD UVLO Hysteresis	V <sub>UVLO3</sub>	-	0.65	-	V	V <sub>UVLO3</sub> = V <sub>UVLO1</sub> - V <sub>UVLO2</sub>
VDD UVLO Timer	t <sub>UVLO</sub>	50	100	200	μs	

(Note 1) Duty is less than 1 %.



Electrical Characteristics – continued (Unless noted otherwise,  $V_{DD} = 15\text{ V}$ ,  $T_a = 25\text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Thermal Shutdown						
TSD Temperature 1	$T_{SD1}$	150	175	200	$^{\circ}\text{C}$	Temperature rising <sup>(Note 1)</sup>
TSD Temperature 2	$T_{SD2}$	-	100	-	$^{\circ}\text{C}$	Temperature dropping <sup>(Note 1)</sup>
TSD Hysteresis	$T_{SD3}$	-	75	-	$^{\circ}\text{C}$	$T_{SD3} = T_{SD1} - T_{SD2}$ <sup>(Note 1)</sup>
TSD Timer	$t_{TSD}$	50	100	150	$\mu\text{s}$	
LDO5V Pin						
LDO5V Output Voltage	$V_{LDO5V}$	4.90	5.00	5.10	V	
LDO5V Maximum Output Current	$I_{LDO5V}$	10	-	-	mA	
LDO5V UVP Release Voltage	$V_{UVP1}$	-	85	-	%	Percentage of $V_{LDO5V}$
LDO5V UVP Detection Voltage	$V_{UVP2}$	-	80	-	%	Percentage of $V_{LDO5V}$
LDO5V UVP Hysteresis	$V_{UVP3}$	-	5	-	%	Percentage of $V_{LDO5V}$
PG Pin						
PG Internal Pull-down Resistor	$R_{PG\_PD}$	-	110	200	$\Omega$	
IN Pin						
Positive-going Input Threshold	$V_{IN\_POS}$	2.35	2.70	3.05	V	
Negative-going Input Threshold	$V_{IN\_NEG}$	0.87	1.20	1.53	V	
Input threshold Hysteresis	$V_{IN\_HYS}$	-	1.50	-	V	
Input Leakage Current	$I_{IN\_LEAK}$	-	330	-	$\mu\text{A}$	$V_{IN} = 5\text{ V}$
Allowable Input Switching Frequency	$f_{SW}$	-	-	2	MHz	
RSR Pin						
Turn-on Slew Rate 1	$SR_{ON1}$	-	28	-	V/ns	$R_{SR} = 0\text{ }\Omega$ $V_{BUS} = 400\text{ V}$ <sup>(Note 1) (Note 2)</sup>
Turn-on Slew Rate 2	$SR_{ON2}$	-	112	-	V/ns	$R_{SR} = \text{OPEN}$ , $V_{BUS} = 400\text{ V}$ <sup>(Note 1) (Note 2)</sup>
Switching Items						
Turn-on Delay Time	$t_{D(ON)}$	7	14	21	ns	$R_{SR} = \text{OPEN}$ , $V_{BUS} = 400\text{ V}$ <sup>(Note 1) (Note 2)</sup>
Drain Fall Time	$t_F$	-	2.1	-	ns	$R_{SR} = \text{OPEN}$ , $V_{BUS} = 400\text{ V}$ <sup>(Note 1) (Note 2)</sup>
Turn-off Delay Time	$t_{D(OFF)}$	10	19	28	ns	$V_{BUS} = 400\text{ V}$ <sup>(Note 1) (Note 2)</sup>
Drain Rise Time	$t_R$	-	5	-	ns	$V_{BUS} = 400\text{ V}$ <sup>(Note 1) (Note 2)</sup>
Minimum IN Pin High Pulse-width for GaN HEMT Turn-on	$t_{IN\_MIN}$	-	-	30	ns	

(Note 1) No shipping inspection.

(Note 2) Refer to "Switching Parameter Measurement Information".

Electrical Characteristics – continued (Unless noted otherwise, V<sub>DD</sub> = 15 V, Ta = 25 °C)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Startup Items						
Input Validation Delay Time	t <sub>D_IN</sub>	-	15	30	μs	
PG Signal Delay Time	t <sub>D_PG</sub>	-	10	20	μs	
LDO5V Rise Time	t <sub>LDO5V</sub>	-	400	800	μs	C <sub>LDO5V</sub> = 0.1 μF

### Switching Parameter Measurement Information

Figure 2 shows the circuit for measurements of switching parameters.  
Figure 3 shows instruction of them.




Figure 2. Switching Parameters Measurement Circuit




Figure 3. Instruction of Switching Parameters

#### 1 Turn-on Delay Time: $t_{D(ON)}$

The turn-on delay time is the time from rising edge of the IN pin voltage (represented by 50 % of IN pin high voltage level) to when the GaN HEMT starts turning on (represented by  $V_D$  falling to 90 % of  $V_{BUS}$ ).

#### 2 Drain Fall Time: $t_F$

The drain fall time is the time it takes for  $V_D$  falls from 80 % to 20 % of  $V_{BUS}$ .

#### 3 Turn-off Delay Time: $t_{D(OFF)}$

The turn-off delay time is the time from falling edge of the IN pin voltage (represented by 50 % of IN pin high voltage level) to when the GaN HEMT starts turning off (represented by  $V_D$  rising to 10 % of  $V_{BUS}$ ).

#### 4 Drain Rise Time: $t_R$

The drain rise time is the time it takes for  $V_D$  rises from 20 % to 80 % of  $V_{BUS}$ .

#### 5 Turn-on Slew Rate: $SR_{ON}$

The turn-on slew rate is the slew rate which is when  $V_D$  falls from 80 % to 20 % of  $V_{BUS}$ . It is calculated by the formula below.

$$SR_{ON} = \frac{V_{BUS} \times 60 \%}{t_F}$$

where:

$SR_{ON}$  is the turn-on slew rate.

$V_{BUS}$  is the DC bus voltage.

$t_F$  is the drain fall time.

Application Examples




Figure 4. PFC Converter Application Example




Figure 5. Flyback Converter Application Example

Application Examples – continued




Figure 6. LLC Resonant Converter Application Example

Typical Performance Curves (Reference Data)




Figure 7. D-S ON State Resistance vs Temperature




Figure 8. D-S ON State Resistance vs D-S Current




Figure 9. S-D Reverse Voltage vs S-D Reverse Current




Figure 10. Output Capacitance vs D-S Voltage

Typical Performance Curves (Reference Data) – continued




Figure 11. VDD Operating Current vs Temperature




Figure 12. VDD Operating Current vs Switching Frequency




Figure 13. VDD Quiescent Current vs Temperature




Figure 14. VDD Quiescent Current vs Resistor between RSR Pin and GND Pin

Typical Performance Curves (Reference Data) – continued




Figure 15. VDD Standby Current vs Temperature




Figure 16. VDD UVLO Release Voltage vs Temperature




Figure 17. VDD UVLO Detection Voltage vs Temperature




Figure 18. VDD UVLO Timer vs Temperature



Typical Performance Curves (Reference Data) – continued




Figure 19. TSD Timer vs Temperature




Figure 20. LDO5V Output Voltage vs Temperature




Figure 21. LDO5V Output Voltage vs VDD Pin Voltage




Figure 22. PG Internal Pull-down Resistor vs Temperature

Typical Performance Curves (Reference Data) – continued




Figure 23. Positive-going Input Threshold vs Temperature




Figure 24. Negative-going Input Threshold vs Temperature




Figure 25. Input Leakage Current vs Temperature




Figure 26. Turn-on Slew Rate  
vs Resistor between RSR Pin and GND Pin

Typical Performance Curves (Reference Data) – continued




Figure 27. Turn-on Delay Time vs Resistor between RSR Pin and GND Pin




Figure 28. Turn-off Delay Time vs Resistor between RSR Pin and GND Pin




Figure 29. Input Validation Delay Time vs Temperature




Figure 30. PG Signal Delay Time vs Temperature

Typical Performance Curves (Reference Data) – continued




Figure 31. LDO5V Rise Time vs Temperature




Figure 32. Normalized Transient Thermal Resistance vs Pulse Width




Figure 33. Maximum Safe Operating Area















Figure 34. Power Dissipation vs Temperature

I/O Equivalence Circuit

1, 2, 17-22, 25-32	S	3	TEST	4, 13	GND	5, 7, 9, 10, 14, 16, 23, 24	N.C.
							
6	VDD	8	LDO5V	11	PG	12	RSR
							
15	IN	33-46	D	-	EXP		
							

## Operational Notes

### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

### 5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

### 7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

### 8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

### 9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

## Operational Notes – continued

## 10. Regarding the Input Pin of the IC

This IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When  $GND > Pin\ A$  and  $GND > Pin\ B$ , the P-N junction operates as a parasitic diode.

When  $GND > Pin\ B$ , the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 35. Example of IC Structure

## 11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


## 12. Thermal Shutdown Circuit (TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature ( $T_j$ ) will rise which will activate the TSD circuit that will turn OFF power output pins. When the  $T_j$  falls below the TSD threshold, the circuits are automatically restored to normal operation. Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

Ordering Information

B M 3 G 1 1 5 M U V										-	L B E 2			
GaN HEMT D-S ON State Resistance (Typ) 15: 150 mΩ										Package  MUV: VQFN046V8080		Product Class LB: for Industrial Applications  Packaging and forming specification E2: Embossed tape and reel		

Marking Diagram





### Physical Dimension and Packing Information

Package Name

VQFN046V8080

The figure shows the mechanical specifications of the VQFN046V8080 package. It includes a top view, a side view, and a detailed view of the carrier tape.

**Top View Dimensions:**

- Overall width:  $8.0 \pm 0.1$  mm
- Overall height:  $8.0 \pm 0.1$  mm
- Pin 1 Mark: Indicated by a circle at the bottom-left corner.
- Carrier tape width:  $1.0$  mm MAX
- Carrier tape thickness:  $0.08 \pm 0.01$  mm
- Carrier tape pitch:  $0.02 \pm 0.01$  mm
- Carrier tape width (excluding pins):  $0.95 \pm 0.1$  mm
- Carrier tape width (including pins):  $3.20 \pm 0.1$  mm
- Carrier tape width (including pins, excluding notch):  $3.85 \pm 0.1$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1):  $0.25 \pm 0.05$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9):  $0.75$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10):  $0.4 \pm 0.1$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23):  $3.25$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24):  $0.5$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24, excluding pin 25):  $(0.23)$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24, excluding pin 25, excluding pin 26):  $(0.1)$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24, excluding pin 25, excluding pin 26, excluding pin 27):  $(0.1)$  mm

**Side View Dimensions:**

- Overall height:  $8.0 \pm 0.1$  mm
- Carrier tape thickness:  $0.08 \pm 0.01$  mm
- Carrier tape pitch:  $0.02 \pm 0.01$  mm
- Carrier tape width (excluding pins):  $0.95 \pm 0.1$  mm
- Carrier tape width (including pins):  $3.20 \pm 0.1$  mm
- Carrier tape width (including pins, excluding notch):  $3.85 \pm 0.1$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1):  $0.25 \pm 0.05$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9):  $0.75$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10):  $0.4 \pm 0.1$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23):  $3.25$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24):  $0.5$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24, excluding pin 25):  $(0.23)$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24, excluding pin 25, excluding pin 26):  $(0.1)$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24, excluding pin 25, excluding pin 26, excluding pin 27):  $(0.1)$  mm

**Detail View Dimensions:**

- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24, excluding pin 25, excluding pin 26, excluding pin 27):  $(0.23)$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24, excluding pin 25, excluding pin 26, excluding pin 27, excluding pin 28):  $(0.1)$  mm
- Carrier tape width (including pins, excluding notch, excluding pin 1, excluding pin 9, excluding pin 10, excluding pin 23, excluding pin 24, excluding pin 25, excluding pin 26, excluding pin 27, excluding pin 28, excluding pin 29):  $(0.1)$  mm

(UNIT:mm)

PKG:VQFN046V8080  
Drawing No.EX434-5001

< Tape and Reel Information >

Tape	Embossed carrier tape
Quantity	1000pcs
Direction of feed	E2 The direction is the pin 1 of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand

The diagram illustrates the carrier tape and its feeding direction. The tape is shown with a series of pockets, each containing a product. The direction of feed is indicated by an arrow pointing to the right. The product is shown in the center of the tape, with the label "Pocket Quadrants" pointing to it. The label "Reel" is also present, indicating the direction of feed.

Revision History

Date	Revision	Changes
16.Jul.2024	001	New Release

# Notice

## Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of ionizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

**General Precaution**

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.