

PXIe-6353 Specifications

07-2025

PXIe-6353 Specifications PCI Express and PXI Express, 32 AI (16-Bit, 1.25 MS/s), 4 AO (900 kS/s), 48 DIO Multifunction I/O Device

Contents

- 1. PXIe-6353 Specifications 4
- 2. Definitions 4
- 3. Conditions 4
- 4. PXIe-6353 Pinout 5
- 5. Analog Input 8
 - 5.1 Settling Time for Multichannel Measurements 9
 - 5.2 Typical Performance Graph 10
 - 5.3 AI Absolute Accuracy (Warranted) 11
 - 5.3.1 AI Absolute Accuracy Equation 12
 - 5.3.2 AI Absolute Accuracy Example 12
 - 5.4 Analog Triggers 12
- 6. Analog Output 13
 - 6.1 External Reference 14
 - 6.2 AO Absolute Accuracy (Warranted) 15
 - 6.2.1 AO Absolute Accuracy Equation 15
- 7. Digital I/O/PFI 16
 - 7.1 Static Characteristics 16
 - 7.2 Waveform Characteristics (Port 0 Only) 16
 - 7.3 PFI/Port 1/Port 2 Functionality 16
 - 7.4 Recommended Operating Conditions 17
 - 7.5 Digital I/O Characteristics 17
- 8. General-Purpose Counters 19
- 9. Frequency Generator 20
- 10. Phase-Locked Loop (PLL) 20
- 11. External Digital Triggers 21
 - 11.1 Device-to-Device Trigger Bus 21
- 12. Current Limits 22
- 13. Bus Interface 22
- 14. Safety Voltages 22

15. Current Ratings 23

16. Measurement Category 23

17. Environmental Guidelines 24

18. Environmental Characteristics 24

19. Power Requirements 24

20. Physical Characteristics 24

21. Calibration 25

PXIe-6353 Specifications

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- *Typical* specifications describe the performance met by a majority of models.
- *Nominal* describes an attribute that is based on design, conformance testing, or supplemental testing.

Specifications are *Typical* unless otherwise noted.

Conditions

Specifications are valid at 25 °C unless otherwise noted.

PXLe-6353 Pinout




Table 1 : Default Counter/Timer Terminals

Counter/Timer Signal	Default PFI Terminal
CTR 0 SRC	PFI 8
CTR 0 GATE	PFI 9
CTR 0 AUX	PFI 10
CTR 0 OUT	PFI 12
CTR 0 A	PFI 8
CTR 0 Z	PFI 9
CTR 0 B	PFI 10
CTR 1 SRC	PFI 3
CTR 1 GATE	PFI 4
CTR 1 AUX	PFI 11
CTR 1 OUT	PFI 13
CTR 1 A	PFI 3
CTR 1 Z	PFI 4
CTR 1 B	PFI 11
CTR 2 SRC	PFI 0
CTR 2 GATE	PFI 1
CTR 2 AUX	PFI 2
CTR 2 OUT	PFI 14
CTR 2 A	PFI 0
CTR 2 Z	PFI 1
CTR 2 B	PFI 2
CTR 3 SRC	PFI 5
CTR 3 GATE	PFI 6
CTR 3 AUX	PFI 7
CTR 3 OUT	PFI 15
CTR 3 A	PFI 5
CTR 3 Z	PFI 6

Table 1 : Default Counter/Timer Terminals (Continued)

Counter/Timer Signal	Default PFI Terminal
CTR 3 B	PFI 7
FREQ OUT	PFI 14

Table 2 : Signal Descriptions

Signal	Reference	Description
AI GND	—	Analog Input Ground—These terminals are the reference point for single-ended AI measurements in RSE mode and the bias current return point for DIFF measurements. All ground references—AI GND, AO GND, and D GND—are connected on the device. Though AI GND, AO GND, and D GND are connected on the device, they are connected by small traces to reduce crosstalk between subsystems. Each ground has a slight difference in potential.
AI <0..31>	Varies	Analog Input Channels—For single-ended measurements, each signal is an analog input voltage channel. In RSE mode, AI GND is the reference for these signals. In NRSE mode, the reference for each AI signal is an AI SENSE. For differential measurements, AI 0 and AI 8 are the positive and negative inputs of differential analog input channel 0. Similarly, the following signal pairs also form differential input channels: AI <1,9>, AI <2,10>, and so on.
AI SENSE, AI SENSE 2	—	Analog Input Sense—In NRSE mode, the reference for each AI <0..15> signal is AI SENSE; the reference for each AI <16..31> signal is AI SENSE 2.
AO <0..3>	AO GND	Analog Output Channels—These terminals supply voltage output.
AO GND	—	Analog Output Ground—AO GND is the reference for AO. All ground references—AI GND, AO GND, and D GND—are connected on the device. Though AI GND, AO GND, and D GND are connected on the device, they are connected by small traces to reduce crosstalk between subsystems. Each ground has a slight difference in potential.
D GND	—	Digital Ground—D GND supplies the reference for port 0, port 1, port 2 digital channels, PFI, and +5 V. All ground references—AI GND, AO GND, and D GND—are connected on the device. Though AI GND, AO GND, and D GND are connected on the device, they are connected by small traces to reduce crosstalk between subsystems. Each ground has a slight difference in potential.
P0.<0..31>	D GND	Port 0 Digital I/O Channels—You can configure each signal individually as an input or output.

Table 2 : Signal Descriptions (Continued)

Signal	Reference	Description
APFI <0,1>	AO GND or AI GND	Analog Programmable Function Interface Channels—Each APFI signal can be used as AO external reference inputs for AO, or as an analog trigger input. APFI are referenced to AI GND when they are used as analog trigger inputs. APFI are referenced to AO GND when they are used as AO external offset or reference inputs.
+5 V	D GND	+5 V Power Source—These terminals provide a fused +5 V power source.
PFI <0..7>/ P1.<0..7>, PFI <8..15>/ P2.<0..7>	D GND	Programmable Function Interface or Digital I/O Channels—Each of these terminals can be individually configured as a PFI terminal or a digital I/O terminal. As an input, each PFI terminal can be used to supply an external source for AI, AO, DI, and DO timing signals or counter/timer inputs. As a PFI output, you can route many different internal AI, AO, DI, or DO timing signals to each PFI terminal. You can also route the counter/timer outputs to each PFI terminal. As a port 1 or port 2 digital I/O signal, you can individually configure each signal as an input or output.

Analog Input

Number of channels	16 differential or 32 single ended
ADC resolution	16 bits
DNL	No missing codes guaranteed
INL	Refer to AI Absolute Accuracy.
Sample rate	
Single channel maximum	1.25 MS/s
Multichannel maximum (aggregate)	1.00 MS/s
Minimum	No minimum
Timing resolution	10 ns
Timing accuracy	50 ppm of sample rate
Input coupling	DC

Input range	$\pm 0.1\text{ V}$, $\pm 0.2\text{ V}$, $\pm 0.5\text{ V}$, $\pm 1\text{ V}$, $\pm 2\text{ V}$, $\pm 5\text{ V}$, $\pm 10\text{ V}$
Maximum working voltage for analog inputs (signal + common mode)	$\pm 11\text{ V}$ of AI GND
CMRR (DC to 60 Hz)	100 dB
Input impedance	
Device on	
AI+ to AI GND	$>10\text{ G}\Omega$ in parallel with 100 pF
AI- to AI GND	$>10\text{ G}\Omega$ in parallel with 100 pF
Device off	
AI+ to AI GND	820 Ω
AI- to AI GND	820 Ω
Input bias current	$\pm 100\text{ pA}$
Crosstalk (at 100 kHz)	
Adjacent channels	-75 dB
Non-adjacent channels	-95 dB
Small signal bandwidth (-3 dB)	1.7 MHz
Input FIFO size	4,095 samples
Scan list memory	4,095 entries
Data transfers	DMA (scatter-gather), programmed I/O
Overvoltage protection for all analog input and sense channels	
Device on	$\pm 25\text{ V}$ for up to two AI pins
Device off	$\pm 15\text{ V}$ for up to two AI pins
Input current during overvoltage condition	$\pm 20\text{ mA}$ maximum/AI pin

Settling Time for Multichannel Measurements

Range	$\pm 60\text{ ppm}$ of Step ($\pm 4\text{ LSB}$ for Full-Scale Step)	$\pm 15\text{ ppm}$ of Step ($\pm 1\text{ LSB}$ for Full-Scale Step)
$\pm 10\text{ V}$, $\pm 5\text{ V}$, $\pm 2\text{ V}$, $\pm 1\text{ V}$	1 μs	1.5 μs

Range	±60 ppm of Step (±4 LSB for Full-Scale Step)	±15 ppm of Step (±1 LSB for Full-Scale Step)
±0.5 V	1.5 µs	2 µs
±0.2 V, ±0.1 V	2 µs	8 µs

Typical Performance Graph

Figure 1 : Settling Error versus Time for Different Source Impedances




Figure 2 : AI <0..31> Small Signal Bandwidth





Figure 3 : AI <0..31> CMRR



AI Absolute Accuracy (Warranted)

Table 3 : AI Absolute Accuracy

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Residual Offset Error (ppm of Range)	Offset Tempco (ppm of Range/°C)	Random Noise, σ (μ Vrms)	Absolute Accuracy at Full Scale (μ V)
10	-10	48	13	21	281	1,520
5	-5	55	13	21	137	800
2	-2	55	13	24	56	320
1	-1	65	17	27	35	180
0.5	-0.5	68	17	34	26	95
0.2	-0.2	95	27	55	21	50
0.1	-0.1	108	45	90	16	32

For more information about absolute accuracy at full scale, refer to the *AI Absolute Accuracy* section.

Gain tempco	13 ppm/°C
Reference tempco	1 ppm/°C
INL error	46 ppm of range

AI Absolute Accuracy Equation

$AbsoluteAccuracy = Reading \cdot (GainError) + Range \cdot (OffsetError) + NoiseUncertainty$

$GainError = ResidualGainError + GainTempco \cdot (TempChangeFromLastInternalCal) + ReferenceTempco \cdot (TempChangeFromLastExternalCal)$
 $OffsetError = ResidualOffsetError + OffsetTempco \cdot (TempChangeFromLastInternalCal) + INLError$

$NoiseUncertainty = \frac{Random\ Noise \cdot 3}{\sqrt{10,000}}$ for a coverage factor of 3 σ and averaging 10,000 points.

AI Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

- TempChangeFromLastExternalCal = 10 °C
- TempChangeFromLastInternalCal = 1 °C
- number_of_readings = 10,000
- CoverageFactor = 3 σ

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

$GainError = 48\text{ ppm} + 13\text{ ppm} \cdot 1 + 1\text{ ppm} \cdot 10 = 71\text{ ppm}$
 $OffsetError = 13\text{ ppm} + 21\text{ ppm} \cdot 1 + 46\text{ ppm} = 80\text{ ppm}$
 $NoiseUncertainty = \frac{281\text{ }\mu V \cdot 3}{\sqrt{10,000}} = 8.4\text{ }\mu V$
 $AbsoluteAccuracy = 10\text{ V} \cdot (GainError) + 10\text{ V} \cdot (OffsetError) + NoiseUncertainty = 1,520\text{ }\mu V$

Analog Triggers

Number of triggers	1
Source	AI <0..31>, APFI <0..1>
Functions	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase
Resolution	16 bits
Modes	Analog edge triggering, analog edge triggering with hysteresis, and analog window triggering

Accuracy	$\pm 1\%$ of range
----------	--------------------

Table 4 : Source Level

AI <0..31>	$\pm$ Full scale
APFI <0..1>	± 10 V

Table 5 : Bandwidth (-3 db)

AI <0..31>	3.4 MHz
APFI <0..1>	3.9 MHz

Table 6 : APFI 0 characteristics

Input impedance	10 k Ω
Coupling	DC
Protection, power on	± 30 V
Protection, power off	± 15 V

Analog Output

Number of channels	4
DAC resolution	16 bits
DNL	± 1 LSB
Monotonicity	16 bit guaranteed
Accuracy	Refer to the AO Absolute Accuracy table.
Maximum update rate	
1 channel	2.86 MS/s
2 channels	2.00 MS/s
3 channels	1.54 MS/s
4 channels	1.25 MS/s
Timing accuracy	50 ppm of sample rate


Timing resolution	10 ns
Output range	± 10 V, ± 5 V, $\pm$ external reference on APFI <0..1>
Output coupling	DC
Output impedance	0.2 Ω
Output current drive	± 5 mA
Overdrive protection	± 25 V
Overdrive current	26 mA
Power-on state	± 5 mV
Power-on/off glitch	1.5 V peak for 200 ms
Output FIFO size	8,191 samples shared among channels used
Data transfers	DMA (scatter-gather), programmed I/O
AO waveform modes	Non-periodic waveform, periodic waveform regeneration mode from onboard FIFO, periodic waveform regeneration from host buffer including dynamic update
Settling time, full-scale step, 15 ppm (1 LSB)	2 μ s
Slew rate	20 V/ μ s
Glitch energy at midscale transition, ± 10 V range	10 nV/s

External Reference

Table 7 : APFI <0..1> characteristics

Specification	Value
Input impedance	10 k Ω
Coupling	DC
Protection, device on	± 30 V
Protection, device off	± 15 V
Range	± 11 V
Slew rate	20 V/ μ s

Figure 4 : AO External Reference Bandwidth



AO Absolute Accuracy (Warranted)

Absolute accuracy at full-scale numbers is valid immediately following self calibration and assumes the device is operating within 10 °C of the last external calibration.

Table 8 : AO Absolute Accuracy

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Gain Tempco (ppm/°C)	Reference Tempco (ppm/°C)	Residual Offset Error (ppm of Range)	Offset Tempco (ppm of Range/°C)	INL Error (ppm of Range)	Absolute Accuracy at Full Scale (µV)
10	-10	63	17	1	33	2	64	1,890
5	-5	70	8	1	33	2	64	935



NOTE
Accuracies listed are valid for up to two years from the device external calibration.

AO Absolute Accuracy Equation

AbsoluteAccuracy = *OutputValue* · (*GainError*) + *Range* · (*OffsetError*)

GainError = *ResidualGainError* + *GainTempco* · (*TempChangeFromLastInternalCal*) + *ReferenceTempco* · (*TempChangeFromLastExternalCal*)

OffsetError = *ResidualOffsetError* + *OffsetTempco* · (*TempChangeFromLastInternalCal*) + *INLError*

Digital I/O/PFI

Static Characteristics

Number of channels	48 total, 32 (P0.<0..31>), 16 (PFI <0..7>/P1, PFI <8..15>/P2)
Ground reference	D GND
Direction control	Each terminal individually programmable as input or output
Pull-down resistor	50 kΩ typical, 20 kΩ minimum
Input voltage protection	±20 V on up to two pins



NOTICE
Stresses beyond those listed under the *Input voltage protection* specification may cause permanent damage to the device.

Waveform Characteristics (Port 0 Only)

Terminals used	Port 0 (P0.<0..31>)
Port/sample size	Up to 32 bits
Waveform generation (DO) FIFO	2,047 samples
Waveform acquisition (DI) FIFO	255 samples
DI sample clock frequency	0 to 10 MHz, system and bus activity dependent
DO sample clock frequency (regenerate from FIFO)	0 to 10 MHz
DO sample clock frequency (streaming from memory)	0 to 10 MHz, system and bus activity dependent
Data transfers	DMA (scatter-gather), programmed I/O
Digital line filter settings	160 ns, 10.24 μs, 5.12 ms, disable

PFI/Port 1/Port 2 Functionality

Functionality	Static digital input, static digital output, timing input, timing output
---------------	--

Timing output sources	Many AI, AO, counter, DI, DO timing signals
Debounce filter settings	90 ns, 5.12 μ s, 2.56 ms, custom interval, disable; programmable high and low transitions; selectable per input

Recommended Operating Conditions

Input high voltage (V_{IH})	
Minimum	2.2 V
Maximum	5.25 V
Input low voltage (V_{IL})	
Minimum	0 V
Maximum	0.8 V
Output high current (I_{OH})	
P0.<0..31>	-24 mA maximum
PFI <0..15>/P1/P2	-16 mA maximum
Output low current (I_{OL})	
P0.<0..31>	24 mA maximum
PFI <0..15>/P1/P2	16 mA maximum

Digital I/O Characteristics

Positive-going threshold (V_{T+})	2.2 V maximum
Negative-going threshold (V_{T-})	0.8 V minimum
Delta VT hysteresis ($V_{T+} - V_{T-}$)	0.2 V minimum
I_{IL} input low current ($V_{IN} = 0$ V)	-10 μ A maximum
I_{IH} input high current ($V_{IN} = 5$ V)	250 μ A maximum

Figure 5 : P0.<0..31>:: I_{OH} versus V_{OH}




Figure 6 : P0.<0..31>: I_{OL} versus V_{OL}




Figure 7 : PFI <0..15>/P1/P2: I_{OH} versus V_{OH}





Figure 8 : PFI <0..15>/P1/P2: I_{OL} versus V_{OL}



General-Purpose Counters

Number of counter/timers	4
Resolution	32 bits
Counter measurements	Edge counting, pulse, pulse width, semi-period, period, two-edge separation
Position measurements	X1, X2, X4 quadrature encoding with Channel Z reloading; two-pulse encoding

Output applications	Pulse, pulse train with dynamic updates, frequency division, equivalent time sampling
Internal base clocks	100 MHz, 20 MHz, 100 kHz
External base clock frequency	0 MHz to 25 MHz; 0 MHz to 100 MHz on PXIe_DSTAR <A,B>
Base clock accuracy	50 ppm
Inputs	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down, Sample Clock
Routing options for inputs	Any PFI, PXIe_DSTAR<A,B>, PXI_TRIG<0..7>, PXI_STAR, analog trigger, many internal signals
FIFO	127 samples per counter
Data transfers	Dedicated scatter-gather DMA controller for each counter/timer, programmed I/O

Frequency Generator

Number of channels	1
Base clocks	20 MHz, 10 MHz, 100 kHz
Divisors	1 to 16
Base clock accuracy	50 ppm

Phase-Locked Loop (PLL)

Number of PLLs	1
Output of PLL	100 MHz Timebase; other signals derived from 100 MHz Timebase including 20 MHz and 100 kHz Timebases.

Table 9 : Reference Clock Locking Frequencies

Reference Signal	PXI Express Locking Input Frequency (MHz)
PXIe_DSTAR<A,B>	10, 20, 100
PXI_STAR	10, 20

Table 9 : Reference Clock Locking Frequencies (Continued)

Reference Signal	PXI Express Locking Input Frequency (MHz)
PXIe_CLK100	100
PXI_TRIG <0..7>	10, 20
PFI <0..15>	10, 20

External Digital Triggers

Source	Any PFI, PXIe_DSTAR<A,B>, PXI_TRIG<0..7>, PXI_STAR
Polarity	Software-selectable for most signals
Analog input function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase
Analog output function	Start Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase
Counter/timer functions	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down, Sample Clock
Digital waveform generation (DO) function	Start Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase
Digital waveform acquisition (DI) function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase

Device-to-Device Trigger Bus

Input source	PXI_TRIG <0..7>, PXI_STAR, PXIe_DSTAR<A,B>
Output destination	PXI_TRIG <0..7>, PXIe_DSTARC
Output selections	10 MHz Clock, frequency generator output, many internal signals
Debounce filter settings	90 ns, 5.12 μ s, 2.56 ms, custom interval, disable; programmable high and low transitions; selectable per input

Current Limits

+5 V terminal (connector 0)	1 A max
+5 V terminal (connector 1)	1 A max
P0/PFI/P1/P2 and +5 V terminals combined	1.5 A max

Bus Interface

Form factor	x1 PXI Express peripheral module, specification rev. 1.0 compliant
Slot compatibility	x1 and x4 PXI Express or PXI Express hybrid slots
DMA channels	8: analog input, analog output, digital input, digital output, counter/timer 0, counter/timer 1, counter/timer 2, counter/timer 3

Devices may be installed in PXI Express slots or PXI Express hybrid slots.

Safety Voltages

Table 10 : Rated Voltages

AI+ or AI- to GND	±11 V DC
AO to GND	±10 V DC
DIO-to-GND	+5 V DC
+5V pin to GND	+5 V DC



CAUTION
Any external sources must be limited to not exceed these maximum rated voltages.

ATTENTION
Les sources externes doivent être limitées pour ne pas dépasser ces tensions nominales maximales.

Current Ratings

DIO Maximum continuous current	Per channel	±10 mA
	Sum of all channels	±160 mA
AO Maximum continuous current	Per channel	2 mA



CAUTION

Any external sources must be limited to not exceed these maximum rated currents.

ATTENTION

Les sources externes doivent être limitées pour ne pas dépasser ces tensions nominales maximales.

Measurement Category

This product is rated for Measurement Category I (or other non-MAINS circuits).



CAUTION

Do not connect the product to signals or use for measurements within Measurement Categories II, III, or IV.

ATTENTION

Ne pas connecter le produit à des signaux dans les catégories de mesure II, III ou IV et ne pas l'utiliser pour effectuer des mesures dans ces catégories.

Measurement Category I is for measurements performed on circuits not directly connected to the electrical distribution system referred to as *MAINS* voltage. MAINS is a hazardous live electrical supply system that powers equipment. This category is for measurements of voltages from specially protected secondary circuits. Such voltage measurements include signal levels, special equipment, limited-energy parts of equipment, circuits powered by regulated low-voltage sources, and electronics.



NOTE

Measurement Categories CAT I and CAT O are equivalent. These test and measurement circuits are for other circuits not intended for direct connection to the MAINS building installations of Measurement Categories CAT II, CAT III, or CAT IV.

Environmental Guidelines

- 

NOTICE
Failure to follow the mounting instructions in the product documentation can cause temperature derating.
- 

NOTICE
This product is intended for use in indoor applications only.

Environmental Characteristics

Temperature	Operating	0 °C to 55 °C
	Storage	-40 °C to 70 °C
Humidity	Operating	10% RH to 90% RH, noncondensing
	Storage	5% RH to 95% RH, noncondensing
Pollution Degree		2
Maximum altitude		2000 m

Power Requirements

Table 11 : Power Specifications

PXle Bus	Voltage/current rating	0.48 A at 3.3 V DC 1.75 A at 12 V DC
	Power rating	21.4 W

Physical Characteristics

Table 12 : Dimensions and Weight

Device dimensions	3U, one-slot, PXI Express/Compact PCI Express module
Weight	198 g (7.0 oz)

Calibration

Recommended warm-up time	15 minutes
Calibration interval	2 years

Information is subject to change without notice. Refer to the NI Trademarks and Logo Guidelines at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your media, or the National Instruments Patent Notice at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the Export Compliance Information at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.