

# 2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP

# AD5308/AD5318/AD5328\*

### **FEATURES**

AD5308: 8 Buffered 8-Bit DACs in 16-Lead TSSOP A Version: ±1 LSB INL, B Version: ±0.75 LSB INL AD5318: 8 Buffered 10-Bit DACs in 16-Lead TSSOP A Version: ±4 LSB INL, B Version: ±3 LSB INL AD5328: 8 Buffered 12-Bit DACs in 16-Lead TSSOP A Version: ±16 LSB INL, B Version: ±12 LSB INL Low Power Operation: 0.7 mA @ 3 V **Guaranteed Monotonic by Design over All Codes** Power-Down to 120 nA @ 3 V, 400 nA @ 5 V **Double-Buffered Input Logic** Buffered/Unbuffered/V<sub>DD</sub> Reference Input Options Output Range: 0 V to V<sub>REF</sub> or 0 V to 2 V<sub>REF</sub> Power-On Reset to 0 V **Programmability Individual Channel Power-Down** Simultaneous Update of Outputs (LDAC) Low Power, SPI®, QSPI™, MICROWIRE™, and DSP Compatible 3-Wire Serial Interface On-Chip Rail-to-Rail Output Buffer Amplifiers Temperature Range -40°C to +105°C

### **APPLICATIONS**

Portable Battery-Powered Instruments
Digital Gain and Offset Adjustment
Programmable Voltage and Current Sources
Optical Networking
Automatic Test Equipment

Mobile Communications
Programmable Attenuators
Industrial Process Control


### GENERAL DESCRIPTION

The AD5308/AD5318/AD5328 are octal 8-, 10-, and 12-bit buffered voltage output DACs in a 16-lead TSSOP. They operate from a single 2.5 V to 5.5 V supply, consuming 0.7 mA typ at 3 V. Their on-chip output amplifiers allow the outputs to swing rail-to-rail with a slew rate of 0.7 V/µs. The AD5308/AD5318/AD5328 use a versatile 3-wire serial interface that operates at clock rates up to 30 MHz and is compatible with standard SPI, QSPI, MICROWIRE, and DSP interface standards.

The references for the eight DACs are derived from two reference pins (one per DAC quad). These reference inputs can be configured as buffered, unbuffered, or  $V_{\rm DD}$  inputs. The parts incorporate a power-on reset circuit, which ensures that the DAC outputs power up to 0 V and remain there until a valid write to the device takes place. The outputs of all DACs may be updated simultaneously using the asynchronous  $\overline{\rm LDAC}$  input. The parts contain a power-down feature that reduces the current consumption of the devices to 400 nA at 5 V (120 nA at 3 V). The eight channels of the DAC may be powered down individually.

All three parts are offered in the same pinout, which allows users to select the resolution appropriate for their application without redesigning their circuit board.

### FUNCTIONAL BLOCK DIAGRAM



\*Protected by U.S.Patent No. 5,969,657; other patents pending.

### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

# $\begin{array}{ll} \textbf{AD5308/AD5318/AD5328-SPECIFICATIONS} & (\textbf{V}_{DD}=2.5~\text{V to }5.5~\text{V}; \textbf{V}_{REF}=2~\text{V}; \textbf{R}_{L}=2~\text{k}\Omega~\text{to }6\text{ND}; \textbf{C}_{L}=200~\text{pF to GND}; \text{all specifications }T_{\text{MIN}}~\text{to }T_{\text{MAX}}, \text{unless otherwise noted.}) \end{array}$

Parameter <sup>1</sup>	Min	A Version <sup>2</sup> Typ	Max	Min	B Version <sup>2</sup> Typ	Max	Unit	Conditions/Comments
DC PERFORMANCE <sup>3, 4</sup>								
AD5308								
Resolution	8			8			Bits	
Relative Accuracy		±0.15	±1		±0.15	±0.75	LSB	
Differential Nonlinearity		$\pm 0.02$	±0.25		$\pm 0.02$	±0.25	LSB	Guaranteed Monotonic by Design over All Codes
AD5318								
Resolution	10			10			Bits	
Relative Accuracy		±0.5	$\pm 4$		$\pm 0.5$	±3	LSB	
Differential Nonlinearity		$\pm 0.05$	±0.50		$\pm 0.05$	$\pm 0.50$	LSB	Guaranteed Monotonic by Design over All Codes
AD5328								
Resolution	12			12			Bits	
Relative Accuracy		±2	±16		±2	±12	LSB	
Differential Nonlinearity		±0.2	±1.0		±0.2	±1.0	LSB	Guaranteed Monotonic by Design over All Codes
Offset Error		±5	±60		±5	±60	mV	$V_{DD} = 4.5 \text{ V}$ , Gain = +2. See Figures 2 and 3.
Gain Error Lower Deadband <sup>5</sup>		±0.30	±1.25		±0.30	±1.25	% of FSR	$V_{DD} = 4.5 \text{ V}$ , Gain = +2. See Figures 2 and 3.
Lower Deadband		10	60		10	60	mV	See Figure 2. Lower deadband exists only if offset
Upper Deadband⁵		10	60		10	60	mV	error is negative. See Figure 3. Upper deadband exists only if $V_{REF} =$
Opper Deadband		10	00		10	60	IIIV	
Offset Error Drift <sup>6</sup>		-12			-12		ppm of FSR/°C	$V_{\mathrm{DD}}$ and offset plus gain error is positive.
Gain Error Drift <sup>6</sup>		-12 -5			-12 -5		ppm of FSR/°C	
DC Power Supply Rejection Ratio <sup>6</sup>		-60			-60		dB	$V_{DD} = \pm 10\%$
DC Crosstalk <sup>6</sup>		200			200		μV	$R_L = 2 k\Omega$ to GND or $V_{DD}$
		200			200		μ,	TL 2 KEE to GIVE OF VDD
DAC REFERENCE INPUTS <sup>6</sup>								
V <sub>REF</sub> Input Range	1.0		$V_{DD}$	1.0		$V_{DD}$	V	Buffered Reference Mode
V I I I I I I I I I I I I I I I I I I I	0.25	> 10.0	$V_{DD}$	0.25	> 10.0	$V_{DD}$	V	Unbuffered Reference Mode
$V_{REF}$ Input Impedance ( $R_{DAC}$ )	27.0	>10.0		27.0	>10.0		MΩ	Buffered Reference Mode and Power-Down Mode
	37.0	45.0		37.0	45.0		kΩ	Unbuffered Reference Mode. 0 V to V <sub>REF</sub> Output Range.
	18.0	22.0		18.0	22.0		kΩ	Unbuffered Reference Mode. 0 V to 2 V <sub>REF</sub>
	10.0	22.0		16.0	22.0		KS2	Output Range.
Reference Feedthrough		-70.0			-70.0		dB	Frequency = 10 kHz
Channel-to-Channel Isolation		-75.0			-75.0		dB	Frequency = 10 kHz
OUTDUT CHADACTEDICTION								1 3
OUTPUT CHARACTERISTICS <sup>6</sup>		0.001			0.001		v	This is a measure of the minimum and maximum
Minimum Output Voltage <sup>7</sup> Maximum Output Voltage <sup>7</sup>		0.001 $V_{DD} - 0.001$			0.001 $V_{DD} - 0.001$		V	drive capability of the output amplifier.
DC Output Impedance		$v_{\rm DD} = 0.001$ 0.5			$v_{\rm DD} = 0.001$ 0.5		$\Omega$	drive capability of the output amplifier.
Short Circuit Current		25.0			25.0		mA	$V_{DD} = 5 \text{ V}$
Short Girean Garrent		16.0			16.0		mA	$V_{DD} = 3 \text{ V}$
Power-Up Time		2.5			2.5		μs	Coming Out of Power-Down Mode. $V_{DD} = 5 \text{ V}$ .
Tower op Time		5.0			5.0		μs	Coming Out of Power-Down Mode. $V_{DD} = 3 \text{ V}$ .
LOGIC INPUTS <sup>6</sup>								
			± 1			±1		
Input Current			±1			±1	μA	$V_{DD} = 5 \text{ V} \pm 10\%$
V <sub>IL</sub> , Input Low Voltage			0.8 0.8			0.8	V	
			0.8			0.8	V	$V_{DD} = 3 V \pm 10\%$ $V_{DD} = 2.5 V$
V <sub>IH</sub> , Input High Voltage	1.7		0.7	1.7		0.7	V	$V_{DD} = 2.5 \text{ V}$ $V_{DD} = 2.5 \text{ V}$ to 5.5 V; TTL and CMOS
VIH, Input IIIgh Voltage	1.7			1.7			,	Compatible
Pin Capacitance		3.0			3.0		pF	-
POWER REQUIREMENTS								
$V_{ m DD}$	2.5		5.5	2.5		5.5	V	
I <sub>DD</sub> (Normal Mode) <sup>8</sup>								$V_{IH} = V_{DD}$ and $V_{IL} = GND$
$V_{\rm DD} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		1.0	1.8		1.0	1.8	mA	All DACs in Unbuffered Mode. In Buffered mode,
$V_{\rm DD}$ = 2.5 V to 3.6 V		0.7	1.5		0.7	1.5	mA	extra current is typically x $\mu$ A per DAC; x = (5 $\mu$ A
2								$+ V_{REF}/R_{DAC})/4.$
I <sub>DD</sub> (Power-Down Mode) <sup>9</sup>								$V_{IH} = V_{DD}$ and $V_{IL} = GND$
	1	0.4	1	1	0.4	1	μA	1
$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ $V_{DD} = 2.5 \text{ V to } 3.6 \text{ V}$		0.12	1		0.12	1	μΑ	

### NOTES

-2-

REV. B

<sup>&</sup>lt;sup>1</sup>See the Terminology section.

<sup>&</sup>lt;sup>2</sup>Temperature range (A, B Version): –40°C to +105°C; typical at +25°C. <sup>3</sup>DC specifications tested with the outputs unloaded unless stated otherwise.

Linearity is tested using a reduced code range: AD5308 (Code 8 to Code 255), AD5318 (Code 28 to Code 1023), and AD5328 (Code 115 to Code 4095).

 $<sup>^{5}</sup>$ This corresponds to x codes. x = deadband voltage/LSB size.

<sup>&</sup>lt;sup>6</sup>Guaranteed by design and characterization; not production tested.

<sup>&</sup>lt;sup>7</sup>For the amplifier output to reach its minimum voltage, offset error must be negative; for the amplifier output to reach its maximum voltage, V<sub>REF</sub> = V<sub>DD</sub> and offset plus gain error must be positive.

<sup>&</sup>lt;sup>8</sup>Interface inactive. All DACs active. DAC outputs unloaded.

<sup>&</sup>lt;sup>9</sup>All eight DACs powered down.

Specifications subject to change without notice.

# AC CHARACTERISTICS<sup>1</sup>

(V\_DD = 2.5 V to 5.5 V;  $R_L$  = 2 k  $\Omega$  to GND;  $C_L$  = 200 pF to GND; all specifications  $T_{MIN}$  to  $T_{MAX},$  unless otherwise noted.)

	A	, B Vers	ion <sup>3</sup>		
Parameter <sup>2</sup>	Min	Typ	Max	Unit	Conditions/Comments
Output Voltage Settling Time					$V_{REF} = V_{DD} = 5 \text{ V}$
AD5308		6	8	μs	1/4 Scale to 3/4 Scale Change (0x40 to 0xC0)
AD5318		7	9	μs	1/4 Scale to 3/4 Scale Change (0x100 to 0x300)
AD5328		8	10	μs	1/4 Scale to 3/4 Scale Change (0x400 to 0xC00)
Slew Rate		0.7		V/µs	
Major-Code Change Glitch Energy		12		nV-s	1 LSB Change around Major Carry
Digital Feedthrough		0.5		nV-s	
Digital Crosstalk		0.5		nV-s	
Analog Crosstalk		1		nV-s	
DAC-to-DAC Crosstalk		3		nV-s	
Multiplying Bandwidth		200		kHz	$V_{REF}$ = 2 V ± 0.1 V p-p. Unbuffered Mode.
Total Harmonic Distortion		-70		dB	$V_{REF}$ = 2.5 V ± 0.1 V p-p. Frequency = 10 kHz.

### NOTES


Specifications subject to change without notice.

# TIMING CHARACTERISTICS<sup>1, 2, 3</sup>

Parameter	A, B Version Limit at $T_{MIN}$ , $T_{MAX}$	Unit	Conditions/Comments
$t_1$	33	ns min	SCLK Cycle Time
$t_2$	13	ns min	SCLK High Time
$t_3$	13	ns min	SCLK Low Time
$t_4$	13	ns min	SYNC to SCLK Falling Edge Setup Time
t <sub>5</sub>	5	ns min	Data Setup Time
$t_6$	4.5	ns min	Data Hold Time
$t_7$	0	ns min	SCLK Falling Edge to SYNC Rising Edge
$t_8$	50	ns min	Minimum SYNC High Time
t <sub>9</sub>	20	ns min	LDAC Pulsewidth
t <sub>10</sub>	20	ns min	SCLK Falling Edge to LDAC Rising Edge
t <sub>11</sub>	0	ns min	SCLK Falling Edge to LDAC Falling Edge

### NOTES

Specifications subject to change without notice.



### NOTES

Figure 1. Serial Interface Timing Diagram

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization; not production tested.

<sup>&</sup>lt;sup>2</sup>See the Terminology section.

<sup>&</sup>lt;sup>3</sup>Temperature range (A, B Version): -40°C to +105°C; typical at +25°C.

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization; not production tested.

 $<sup>^2</sup>$ All input signals are specified with tr = tf = 5 ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .

<sup>&</sup>lt;sup>3</sup>See Figures 2 and 3.

<sup>1</sup> ASYNCHRONOUS LDAC UPDATE MODE

<sup>&</sup>lt;sup>2</sup> SYNCHRONOUS LDAC UPDATE MODE

### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

$(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$
$V_{DD}$ to GND $$
Digital Input Voltage to GND $\dots -0.3 \text{ V}$ to $V_{DD}$ + 0.3 V
Reference Input Voltage to GND $\dots$ -0.3 V to $V_{DD}$ + 0.3 V
$V_{OUT}A-V_{OUT}D$ to GND0.3 V to $V_{DD}$ + 0.3 V
Operating Temperature Range
Industrial (A, B Version)40°C to +105°C
Storage Temperature Range65°C to +150°C
Junction Temperature ( $T_{JMAX}$ )

### 16-Lead TSSOP

Power Dissipation $(T_{J MAX} - T_A)/\theta_{JA}$
$\theta_{JA}$ Thermal Impedance 150.4°C/W
Reflow Soldering
Peak Temperature
Time at Peak Temperature

### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD5308ARU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5308ARU-REEL7	–40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5308BRU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5308BRU-REEL	–40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5308BRU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5318ARU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5318ARU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5318BRU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5318BRU-REEL	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5318BRU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5318BRUZ*	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5318BRUZ-REEL*	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5318BRUZ-REEL7*	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5328ARU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5328ARU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5328BRU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5328BRU-REEL	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5328BRU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16

<sup>\*</sup>Z = Pb-free part.

### CAUTION \_


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5308/AD5318/AD5328 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. B

<sup>&</sup>lt;sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch-up.

### PIN CONFIGURATION



### PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	LDAC	This active low-control input transfers the contents of the input registers to their respective DAC registers. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows simultaneous update of all DAC outputs. Alternatively, this pin can be tied permanently low.
2	SYNC	Active Low-Control Input. This is the frame synchronization signal for the input data. When $\overline{SYNC}$ goes low, it powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling edges of the following 16 clocks. If $\overline{SYNC}$ is taken high before the 16th falling edge, the rising edge of $\overline{SYNC}$ acts as an interrupt and the write sequence is ignored by the device.
3	$V_{ m DD}$	Power Supply Input. These parts can be operated from 2.5 V to 5.5 V, and the supply should be decoupled with a 10 µF capacitor in parallel with a 0.1 µF capacitor to GND.
4	V <sub>OUT</sub> A	Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
5	V <sub>OUT</sub> B	Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
6	V <sub>OUT</sub> C	Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
7	V <sub>OUT</sub> D	Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
8	V <sub>REF</sub> ABCD	Reference Input Pin for DACs A, B, C, and D. It may be configured as a buffered, unbuffered, or $V_{DD}$ input to the four DACs, depending on the state of the BUF and $V_{DD}$ control bits. It has an input range from 0.25 V to $V_{DD}$ in unbuffered mode and from 1 V to $V_{DD}$ in buffered mode.
9	V <sub>REF</sub> EFGH	Reference Input Pin for DACs E, F, G, and H. It may be configured as a buffered, unbuffered, or $V_{DD}$ input to the four DACs, depending on the state of the BUF and $V_{DD}$ control bits. It has an input range from 0.25 V to $V_{DD}$ in unbuffered mode and from 1 V to $V_{DD}$ in buffered mode.
10	V <sub>OUT</sub> E	Buffered Analog Output Voltage from DAC E. The output amplifier has rail-to-rail operation.
11	V <sub>OUT</sub> F	Buffered Analog Output Voltage from DAC F. The output amplifier has rail-to-rail operation.
12	V <sub>OUT</sub> G	Buffered Analog Output Voltage from DAC G. The output amplifier has rail-to-rail operation.
13	V <sub>OUT</sub> H	Buffered Analog Output Voltage from DAC H. The output amplifier has rail-to-rail operation.
14	GND	Ground Reference Point for All Circuitry on the Part.
15	DIN	Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the serial clock input. The DIN input buffer is powered down after each write cycle.
16	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 30 MHz. The SCLK input buffer is powered down after each write cycle.

REV. B –5–

#### **TERMINOLOGY**

### **Relative Accuracy**

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSB, from a straight line passing through the endpoints of the DAC transfer function. Typical INL versus code plots can be seen in TPCs 1, 2, and 3.

### **Differential Nonlinearity**

Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. Typical DNL versus code plots can be seen in TPCs 4, 5, and 6.

### Offset Error

This is a measure of the offset error of the DAC and the output amplifier (see Figures 2 and 3). It can be negative or positive, and is expressed in mV.

#### **Gain Error**

This is a measure of the span error of the DAC. It is the deviation in slope of the actual DAC transfer characteristic from the ideal expressed as a percentage of the full-scale range.

### **Offset Error Drift**

This is a measure of the change in offset error with changes in temperature. It is expressed in (ppm of full-scale range)/°C.

#### **Gain Error Drift**

This is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/°C.

### DC Power Supply Rejection Ratio (PSRR)

This indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for full-scale output of the DAC. It is measured in dB.  $V_{REF}$  is held at 2 V and  $V_{DD}$  is varied  $\pm 10\%$ .

### DC Crosstalk

This is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC while monitoring another DAC. It is expressed in  $\mu V$ .

### Reference Feedthrough

This is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated (i.e.,  $\overline{\text{LDAC}}$  is high). It is expressed in dB.

### **Channel-to-Channel Isolation**

This is the ratio of the amplitude of the signal at the output of one DAC to a sine wave on the reference input of another DAC. It is measured in dB.

### Major-Code Transition Glitch Energy

Major-code transition glitch energy is the energy of the impulse injected into the analog output when the code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s and is measured when the digital code is changed by 1 LSB at the major carry transition  $(011 \dots 11 \text{ to } 100 \dots 00 \text{ or } 100 \dots 00 \text{ to } 011 \dots 11)$ .

#### Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of a DAC from the digital input pins of the device, but is measured when the DAC is not being written to (SYNC held high). It is specified in nV-s and is measured with a full-scale change on the digital input pins, i.e., from all 0s to all 1s and vice versa.

### **Digital Crosstalk**

This is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nV-s.

### **Analog Crosstalk**

This is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s and vice versa) while keeping  $\overline{\text{LDAC}}$  high. Then pulse  $\overline{\text{LDAC}}$  low and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-s.

### DAC-to-DAC Crosstalk

This is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent output change of another DAC. This includes both digital and analog crosstalk. It is measured by loading one of the DACs with a full-scale code change (all 0s to all 1s and vice versa) with  $\overline{\text{LDAC}}$  low and monitoring the output of another DAC. The energy of the glitch is expressed in nV-s.

### **Multiplying Bandwidth**

The amplifiers within the DAC have a finite bandwidth. The multiplying bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

### **Total Harmonic Distortion**

This is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measure of the harmonics present on the DAC output. It is measured in dB.

–6– REV. B




Figure 2. Transfer Function with Negative Offset  $(V_{REF} = V_{DD})$ 






Figure 3. Transfer Function with Positive Offset

REV. B -7-


# AD5308/AD5318/AD5328—Typical Performance Characteristics




TPC 1. AD5308 Typical INL Plot




TPC 2. AD5318 Typical INL Plot




TPC 3. AD5328 Typical INL Plot




TPC 4. AD5308 Typical DNL Plot




TPC 5. AD5318 Typical DNL Plot




TPC 6. AD5328 Typical DNL Plot



TPC 7. AD5308 INL and DNL Error vs.  $V_{REF}$ 




TPC 8. AD5308 INL Error and DNL Error vs. Temperature




TPC 9. AD5308 Offset Error and Gain Error vs. Temperature


-8- REV. B




TPC 10. Offset Error and Gain Error vs. V<sub>DD</sub>




TPC 11.  $V_{OUT}$  Source and Sink Current Capability




TPC 12. Supply Current vs. DAC Code




TPC 13. Supply Current vs. Supply Voltage




TPC 14. Power-Down Current vs. Supply Voltage




TPC 15. Supply Current vs. Logic Input Voltage for SCLK and DIN Increasing and Decreasing



TPC 16. Half-Scale Settling (1/4 to 3/4 Scale Code Change)




TPC 17. Power-On Reset to 0 V




TPC 18. Exiting Power-Down to Midscale


REV. B –9–




TPC 19.  $I_{DD}$  Histogram with  $V_{DD} = 3 \ V$  and  $V_{DD} = 5 \ V$ 




TPC 20. AD5328 Major-Code Transition Glitch Energy



TPC 21. Multiplying Bandwidth (Small-Signal Frequency Response)



TPC 22. Full-Scale Error vs.  $V_{REF}$ 



TPC 23. DAC-to-DAC Crosstalk

-10- REV. B

### **FUNCTIONAL DESCRIPTION**

The AD5308/AD5318/AD5328 are octal resistor-string DACs fabricated on a CMOS process with resolutions of 8, 10, and 12 bits, respectively. Each contains eight output buffer amplifiers and is written to via a 3-wire serial interface. They operate from single supplies of 2.5 V to 5.5 V, and the output buffer amplifiers provide rail-to-rail output swing with a slew rate of 0.7 V/µs. DACs A, B, C, and D share a common reference input,  $V_{REF}ABCD$ . DACs E, F, G, and H share a common reference input,  $V_{REF}EFGH$ . Each reference input may be buffered to draw virtually no current from the reference source, may be unbuffered to give a reference input range from 0.25 V to  $V_{DD}$ , or may come from  $V_{DD}$ . The devices have a power-down mode in which all DACs may be turned off individually with a high impedance output.

### **Digital-to-Analog Section**

The architecture of one DAC channel consists of a resistorstring DAC followed by an output buffer amplifier. The voltage at the  $V_{REF}$  pin provides the reference voltage for the corresponding DAC. Figure 4 shows a block diagram of the DAC architecture. Since the input coding to the DAC is straight binary, the ideal output voltage is given by

$$V_{OUT} = \frac{V_{REF} \times D}{2^N}$$

where

D = decimal equivalent of the binary code that is loaded to the DAC register:

0-255 for AD5308 (8 bits) 0-1023 for AD5318 (10 bits) 0-4095 for AD5328 (12 bits)

N = DAC resolution




Figure 4. Single DAC Channel Architecture

### **Resistor String**

The resistor-string section is shown in Figure 5. It is simply a string of resistors, each of value R. The digital code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.




Figure 5. Resistor String

### **DAC Reference Inputs**

There is a reference pin for each quad of DACs. The reference inputs can be buffered from  $V_{\rm DD},$  or unbuffered. The advantage with the buffered input is the high impedance it presents to the voltage source driving it. However, if the unbuffered mode is used, the user can have a reference voltage as low as 0.25 V and as high as  $V_{\rm DD}$  since there is no restriction due to the headroom and footroom of the reference amplifier.

If there is a buffered reference in the circuit (e.g., REF192), there is no need to use the on-chip buffers of the AD5308/AD5318/ AD5328. In unbuffered mode, the input impedance is still large at typically 45 k $\Omega$  per reference input for 0 V to V<sub>REF</sub> mode and 22 k $\Omega$  for 0 V to 2 V<sub>REF</sub> mode.

### **Output Amplifier**

The output buffer amplifier is capable of generating output voltages to within 1 mV of either rail. Its actual range depends on the value of  $V_{REF}$ , the gain of the output amplifier, the offset error, and the gain error.

If a gain of 1 is selected (GAIN bit = 0), the output range is 0.001 V to  $V_{REF}$ .

If a gain of 2 is selected (GAIN bit = 1), the output range is 0.001 V to 2  $V_{REF}$ . Because of clamping, however, the maximum output is limited to  $V_{DD}-0.001$  V.

The output amplifier is capable of driving a load of 2 k $\Omega$  to GND or  $V_{DD}$ , in parallel with 500 pF to GND or  $V_{DD}$ . The source and sink capabilities of the output amplifier can be seen in the plot in TPC 11.

The slew rate is 0.7 V/ $\mu$ s with a half-scale settling time to  $\pm 0.5$  LSB (at eight bits) of 6  $\mu$ s.

### **POWER-ON RESET**

The AD5308/AD5318/AD5328 are provided with a power-on reset function so that they power up in a defined state. The power-on state is

- Normal operation
- Reference inputs unbuffered
- 0 V to V<sub>REF</sub> output range
- Output voltage set to 0 V
- LDAC bits set to LDAC high

Both input and DAC registers are filled with zeros and remain so until a valid write sequence is made to the device. This is particularly useful in applications where it is important to know the state of the DAC outputs while the device is powering up.

REV. B –11–

### **SERIAL INTERFACE**

The AD5308/AD5318/AD5328 are controlled over a versatile 3-wire serial interface that operates at clock rates up to 30 MHz and is compatible with SPI, QSPI, MICROWIRE, and DSP interface standards.

### Input Shift Register

The input shift register is 16 bits wide. Data is loaded into the device as a 16-bit word under the control of a serial clock input, SCLK. The timing diagram for this operation is shown in Figure 1.

The  $\overline{SYNC}$  input is a level-triggered input that acts as a frame synchronization signal and chip enable. Data can be transferred into the device only while  $\overline{SYNC}$  is low. To start the serial data transfer,  $\overline{SYNC}$  should be taken low, observing the minimum  $\overline{SYNC}$  to SCLK falling edge setup time,  $t_4$ . After  $\overline{SYNC}$  goes low, serial data will be shifted into the device's input shift register on the falling edges of SCLK for 16 clock pulses.

To end the transfer,  $\overline{\text{SYNC}}$  must be taken high after the falling edge of the 16th SCLK pulse, observing the minimum SCLK falling edge to  $\overline{\text{SYNC}}$  rising edge time,  $t_7$ .

After the end of serial data transfer, data will automatically be transferred from the input shift register to the input register of the selected DAC. If SYNC is taken high before the 16th falling edge of SCLK, the data transfer will be aborted and the DAC input registers will not be updated.

Data is loaded MSB first (Bit 15). The first bit determines whether it is a DAC write or a control function.

#### **DAC** Write

Here, the 16-bit word consists of one control bit and three address bits followed by 8, 10, or 12 bits of DAC data, depending on the device type. In the case of a DAC write, the MSB will be a 0. The next three address bits determine whether the data is for DAC A, DAC B, DAC C, DAC D, DAC E, DAC F, DAC G, or DAC H. The AD5328 uses all 12 bits of DAC data. The AD5318 uses 10 bits and ignores the two LSBs. The AD5308 uses eight bits and ignores the last four bits. These ignored LSBs should be set to 0. The data format is straight binary, with all 0s corresponding to 0 V output and all 1s corresponding to full-scale output.

Table I. Address Bits for the AD53x8

A2 (Bit 14)	A1 (Bit 13)	A0 (Bit 12)	DAC Addressed
0	0	0	DAC A
0	0	1	DAC B
0	1	0	DAC C
0	1	1	DAC D
1	0	0	DAC E
1	0	1	DAC F
1	1	0	DAC G
1	1	1	DAC H

### **Control Functions**

In the case of a control function, the MSB (Bit 15) will be a 1. This is followed by two control bits, which determine the mode. There are four different control modes, each of which is described below. The write sequences for these modes are shown in Table II.

### Reference and Gain Mode

This mode determines whether the reference for each group of DACs is buffered, unbuffered, or from  $V_{\rm DD}$ . It also determines the gain of the output amplifier. To set up the reference of both groups, set the control bits to (00), set the GAIN bits, set the BUF bits, and set the  $V_{\rm DD}$  bits.

BUF Controls whether the reference of a group of DACs is buffered or unbuffered. The reference of the first group of DACs (A, B, C, and D) is controlled by setting Bit 2, and the second group of DACs (E, F, G, and H) is controlled by setting Bit 3.

0: Unbuffered reference.

1: Buffered reference.

GAIN The gain of the DACs is controlled by setting Bit 4 for the first group of DACs (A, B, C, and D) and Bit 5 for the second group of DACs (E, F, G, and H).

0: Output range of 0 V to  $V_{REF}$ .

1: Output range of 0 V to 2  $V_{\text{REF}}$ .



Figure 6. AD5308 Input Shift Register Contents



Figure 7. AD5318 Input Shift Register Contents




Figure 8. AD5328 Input Shift Register Contents

Table II. Control Words for the AD53x8

$\overline{\mathbf{D}}/\mathbf{C}$	Cont	rol Bits														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Mode
1	0	0	x	x	X	X	X	X	X	( <i>GAII</i> EH	N Bits) AD	(BUF EH	Bits) AD	$(V_{DD})$ EH		Gain of Output Amplifier and Reference Selection
1	0	1	x	x	X	X	X	Х	X	х	х	х	Х	( <i>LDA</i> 1/0	1/0 Bits)	LDAC
									(C	hannels)	)			•		
1	1	0	x	X	X	X	X	Н	G	F	E	D	C	В	A	Power-Down
	(RES	SET)														
1	1	1	1/0	X	X	X	X	X	X	X	X	X	X	X	X	Reset

 $V_{DD}$  These bits are set when  $V_{DD}$  is to be used as reference. The first group of DACs (A, B, C, and D) can be set up to use  $V_{DD}$  by setting Bit 0, and the second group of DACs (E, F, G, and H) by setting Bit 1. The  $V_{DD}$  bits have priority over the BUF bits.

When  $V_{\rm DD}$  is used as the reference, it will always be unbuffered and with an output range of 0 V to  $V_{REF}$ , regardless of the state of the GAIN and BUF bits.

#### LDAC Mode

LDAC mode controls LDAC, which determines when data is transferred from the input registers to the DAC registers. There are three options when updating the DAC registers, as shown in Table III.

Table III. LDAC Mode

Bit	Bit	Bit	Bits	Bit	Bit	
15	14	13	12 2	1	0	Description
1	0	1	x x	0	0	LDAC Low
1	0	1	x x	0	1	LDAC High
1	0	1	x x	1	0	LDAC Single Update
1	0	1	x x	1	1	Reserved

**LDAC** Low (00): This option sets LDAC permanently low, allowing the DAC registers to be updated continuously.

**LDAC** High (01): This option sets LDAC permanently high. The DAC registers are latched, and the input registers may change without affecting the contents of the DAC registers. This is the default option for this mode.

 $\overline{LDAC}$  Single Update (10): This option causes a single pulse on  $\overline{LDAC}$ , updating the DAC registers once.

Reserved (11): Reserved.

### Power-Down Mode

The individual channels of the AD5308/AD5318/AD5328 can be powered down separately. The control mode for this is (10). On completion of this write sequence, the channels that have been set to 1 are powered down.

### Reset Mode

This mode consists of two possible reset functions, as outlined in Table IV.

Table IV. Reset Mode

Bit 15	Bit 14	Bit 13	Bit 12		Description
1	1 1	1 1	0 1	x x x x	DAC Data Reset Data and Control Reset

**DAC Data Reset:** On completion of this write sequence, all DAC registers and input registers are filled with 0s.

**Data and Control Reset:** This function carries out a DAC data reset and also resets all the control bits (GAIN, BUF,  $V_{DD}$ ,  $\overline{LDAC}$ , and power-down channels) to their power-on conditions.

### Low Power Serial Interface

To minimize the power consumption of the device, the interface powers up fully only when the device is being written to, i.e., on the falling edge of  $\overline{SYNC}$ . The SCLK and DIN input buffers are powered down on the rising edge of  $\overline{SYNC}$ .

### LOAD DAC INPUT (LDAC) FUNCTION

Access to the  $\overline{DAC}$  registers is controlled by both the  $\overline{LDAC}$  pin and the  $\overline{LDAC}$  mode bits. The operation of the  $\overline{LDAC}$  function can be likened to the configuration shown in Figure 9.



Figure 9. LDAC Function

REV. B –13–

If the user wishes to update the  $\overline{DAC}$  through software, the  $\overline{LDAC}$  pin should be tied high and the  $\overline{LDAC}$  mode bits set as required. Alternatively, if the user wishes to control the DAC through hardware, i.e., the  $\overline{LDAC}$  pin, the  $\overline{LDAC}$  mode bits should be set to  $\overline{LDAC}$  high (default mode).

Use of the  $\overline{LDAC}$  function enables double-buffering of the DAC data, and the GAIN, BUF and  $V_{DD}$  bits. There are two ways in which the  $\overline{LDAC}$  function can operate:

Synchronous LDAC: The DAC registers are updated after new data is read in on the falling edge of the 16th SCLK pulse. LDAC can be permanently low or pulsed as in Figure 1.

**Asynchronous**  $\overline{LDAC}$ : The outputs are not updated at the same time that the input registers are written to. When  $\overline{LDAC}$  goes low, the DAC registers are updated with the contents of the input register.

### **DOUBLE-BUFFERED INTERFACE**

The AD5308/AD5318/AD5328 DACs all have double-buffered interfaces consisting of two banks of registers: input and DAC. The input registers are connected directly to the input shift register, and the digital code is transferred to the relevant input register on completion of a valid write sequence. The DAC registers contain the digital code used by the resistor strings.

When the  $\overline{\text{LDAC}}$  pin is high and the  $\overline{\text{LDAC}}$  bits are set to (01), the DAC registers are latched and the input registers may change state without affecting the contents of the DAC registers. However, when the  $\overline{\text{LDAC}}$  bits are set to (00) or when the  $\overline{\text{LDAC}}$  pin is brought low, the DAC registers become transparent and the contents of the input registers are transferred to them.

The double-buffered interface is useful if the user requires simultaneous updating of all DAC outputs. The user may write to seven of the input registers individually and then, by bringing  $\overline{LDAC}$  low when writing to the remaining DAC input register, all outputs will update simultaneously.

These parts contain an extra feature whereby a DAC register is not updated unless its input register has been updated since the last time  $\overline{\text{LDAC}}$  was low. Normally, when  $\overline{\text{LDAC}}$  is brought low, the DAC registers are filled with the contents of the input registers. In the case of the AD5308/AD5318/AD5328, the part will update the DAC register only if the input register has been changed since the last time the DAC register was updated, thereby removing unnecessary digital crosstalk.

### **POWER-DOWN MODE**

The AD5308/AD5318/AD5328 have low power consumption, typically dissipating 2.4 mW with a 3 V supply and 5 mW with a 5 V supply. Power consumption can be further reduced when the DACs are not in use by putting them into power-down mode, which was described previously.

When in default mode, all DACs work normally with a typical power consumption of 1 mA at 5 V (800  $\mu$ A at 3 V). However, when all DACs are powered down, i.e., in power-down mode, the supply current falls to 400 nA at 5 V (120 nA at 3 V). Not only does the supply current drop, but the output stage is also internally switched from the output of the amplifier, making it open-circuit. This has the advantage that the output is three-state while the part is in power-down mode, and provides a defined input condition for whatever is connected to the output of the DAC amplifier. The output stage is illustrated in Figure 10.

The bias generator, the output amplifiers, the resistor string, and all other associated linear circuitry are shut down when the power-down mode is activated. However, the contents of the registers are unaffected when in power-down. In fact, it is possible to load new data to the input registers and DAC registers during power-down. The DAC outputs will update as soon as the device comes out of power-down mode. The time to exit power-down is typically 2.5  $\mu s$  for  $V_{\rm DD}$  = 5 V and 5  $\mu s$  when  $V_{\rm DD}$  = 3 V.




Figure 10. Output Stage during Power-Down

#### MICROPROCESSOR INTERFACING

ADSP-2101/ADSP-2103 to AD5308/AD5318/AD5328 Interface Figure 11 shows a serial interface between the AD5308/AD5318/AD5328 and the ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should be set up to operate in the SPORT transmit alternate framing mode. The ADSP-2101/ADSP-2103 SPORT is programmed through the SPORT control register and should be configured as follows: internal clock operation, active-low framing, and 16-bit word length. Transmission is initiated by writing a word to the Tx register after the SPORT has been enabled. The data is clocked out on each rising edge of the DSP's serial clock and clocked into the AD5308/AD5318/AD5328 on the falling edge of the DAC's SCLK.




Figure 11. ADSP-2101/ADSP-2103 to AD5308

AD5318/AD5328 Interface 68HC11/68L11 to AD5308/AD5318/AD5328 Interface

Figure 12 shows a serial interface between the AD5308/AD5318/ AD5328 and the 68HC11/68L11 microcontroller. SCK of the 68HC11/68L11 drives the SCLK of the AD5308/AD5318/ AD5328, while the MOSI output drives the serial data line (DIN) of the DAC. The  $\overline{\text{SYNC}}$  signal is derived from a port line (PC7). The setup conditions for the correct operation of this interface are as follows: the 68HC11/68L11 should be configured so that its CPOL bit is a 0 and its CPHA bit is a 1. When data is being transmitted to the DAC, the  $\overline{SYNC}$  line is taken low (PC7). When the 68HC11/68L11 is configured as above, data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the 68HC11/68L11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. To load data to the AD5308/AD5318/AD5328, PC7 is left low after the first eight bits are transferred, and a second serial write operation is performed to the DAC. PC7 is taken high at the end of this procedure.

–14– REV. B





Figure 12. 68HC11/68L11 to AD5308/AD5318/ AD5328 Interface

### 80C51/80L51 to AD5308/AD5318/AD5328 Interface

Figure 13 shows a serial interface between the AD5308/AD5318/ AD5328 and the 80C51/80L51 microcontroller. The setup for the interface is as follows: TxD of the 80C51/80L51 drives SCLK of the AD5308/AD5318/AD5328, while RxD drives the serial data line of the part. The SYNC signal is again derived from a bit programmable pin on the port. In this case, port line P3.3 is used. When data is transmitted to the AD5308/AD5318/ AD5328, P3.3 is taken low. The 80C51/80L51 transmits data only in 8-bit bytes; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left low after the first eight bits are transmitted, and a second write cycle is initiated to transmit the second byte of data. P3.3 is taken high following the completion of this cycle. The 80C51/80L51 outputs the serial data in a format that has the LSB first. The AD5308/AD5318/AD5328 requires its data with the MSB as the first bit received. The 80C51/80L51 transmit routine should take this into account.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 13. 80C51/80L51 to AD5308/AD5318/ AD5328 Interface

### MICROWIRE to AD5308/AD5318/AD5328 Interface

Figure 14 shows an interface between the AD5308/AD5318/AD5328 and any MICROWIRE compatible device. Serial data is shifted out on the falling edge of the serial clock, SK, and is clocked into the AD5308/AD5318/AD5328 on the rising edge of SK, which corresponds to the falling edge of the DAC's SCLK.




Figure 14. MICROWIRE to AD5308/AD5318/ AD5328 Interface

### APPLICATIONS

### **Typical Application Circuit**

The AD5308/AD5318/AD5328 can be used with a wide range of reference voltages where the devices offer full, one-quadrant multiplying capability over a reference range of 0.25 V to  $V_{DD}$ . More typically, these devices are used with a fixed, precision reference voltage. Suitable references for 5 V operation are the AD780, ADR381, and REF192 (2.5 V references). For 2.5 V operation, a suitable external reference would be the AD589 and AD1580 (1.2 V band gap references). Figure 15 shows a typical setup for the AD5308/AD5318/AD5328 when using an external reference.




Figure 15. AD5308/AD5318/AD5328 Using a 2.5 V External Reference

### Driving V<sub>DD</sub> from the Reference Voltage

If an output range of 0 V to  $V_{DD}$  is required when the reference inputs are configured as unbuffered, the simplest solution is to connect the reference input to  $V_{DD}$ . As this supply may be noisy and not very accurate, the AD5308/AD5318/AD5328 may be powered from a voltage reference. For example, using a 5 V reference, such as the REF195, will work because the REF195 will output a steady supply voltage for the AD5308/AD5318/ AD5328. The typical current required from the REF195 is a 1  $\mu A$  supply current and  $\approx 112~\mu A$  into the reference inputs (if unbuffered); this is with no load on the DAC outputs. When the DAC outputs are loaded, the REF195 also needs to supply the current to the loads. The total current required (with a 10  $k\Omega$  load on each output) is

$$1.22 \, mA + 8(5 \, V \, / \, 10 \, k\Omega) = 5.22 \, mA$$

The load regulation of the REF195 is typically 2.0 ppm/mA, which results in an error of 10.4 ppm (52  $\mu$ V) for the 5.22 mA current drawn from it. This corresponds to a 0.003 LSB error at eight bits and 0.043 LSB error at 12 bits.

### Bipolar Operation Using the AD5308/AD5318/AD5328

The AD5308/AD5318/AD5328 have been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 16. This circuit will give an output voltage range of  $\pm 5$  V. Rail-to-rail operation at the amplifier output is achievable using an AD820, the AD8519, or an OP196 as the output amplifier.

REV. B –15–




Figure 16. Bipolar Operation with the AD5308/ AD5318/AD5328

The output voltage for any input code can be calculated as follows:

$$V_{OUT} = \left\lceil \frac{\left(REFIN \times D/2^{N}\right) \times \left(R1 + R2\right)}{R1 - REFIN \times \left(R2 / R1\right)} \right\rceil$$

where

D is the decimal equivalent of the code loaded to the DAC. N is the DAC resolution.

REFIN is the reference voltage input.

with

*REFIN* = 5 V, R1 = R2 = 10 kΩ:

$$V_{OUT} = \left(10 \times D / 2^N\right) - 5 V$$

### **Opto-Isolated Interface for Process Control Applications**

The AD5308/AD5318/AD5328 have a versatile 3-wire serial interface, making them ideal for generating accurate voltages in process control and industrial applications. Due to noise, safety requirements, or distance, it may be necessary to isolate the AD5308/AD5318/AD5328 from the controller. This can easily be achieved by using opto-isolators that will provide isolation in excess of 3 kV. The actual data rate achieved may be limited by the type of optocouplers chosen. The serial loading structure of the AD5308/AD5318/AD5328 makes them ideally suited for use in opto-isolated applications. Figure 17 shows an opto-isolated interface to the AD5308/AD5318/AD5328 where DIN, SCLK, and SYNC are driven from optocouplers. The power supply to the part also needs to be isolated. This is done by using a transformer. On the DAC side of the transformer, a 5 V regulator provides the 5 V supply required for the AD5308/AD5318/ AD5328.




Figure 17. AD5308/AD5318/AD5328 in an Opto-Isolated Interface

### Decoding Multiple AD5308/AD5318/AD5328s

The SYNC pin on the AD5308/AD5318/AD5328 can be used in applications to decode a number of DACs. In this application, the DACs in the system receive the same serial clock and serial data but only the SYNC to one of the devices will be active at any one time, allowing access to four channels in this 16-channel system. The 74HC139 is used as a 2-to-4 line decoder to address any of the DACs in the system. To prevent timing errors from occurring, the enable input should be brought to its inactive state while the coded-address inputs are changing state. Figure 18 shows a diagram of a typical setup for decoding multiple AD5308 devices in a system.




Figure 18. Decoding Multiple AD5308 Devices in a System

–16– REV. B

Table V. Overview of AD53xx Serial Devices

Part No.	Resolution	DNL	V <sub>REF</sub> Pins	Settling Time (µs)	Interface	Package	Pins
SINGLES		•					
AD5300	8	±0.25	$0 (V_{REF} = V_{DD})$	4	SPI	SOT-23, MSOP	6, 8
AD5310	10	±0.50	$0 (V_{REF} = V_{DD})$	6	SPI	SOT-23, MSOP	6, 8
AD5320	12	±1.00	$0 (V_{REF} = V_{DD})$	8	SPI	SOT-23, MSOP	6, 8
AD5301	8	±0.25	$ \begin{array}{c} 0 \; (V_{REF} = V_{DD}) \\ 0 \; (V_{REF} = V_{DD}) \\ 0 \; (V_{REF} = V_{DD}) \end{array} $	6	2-Wire	SOT-23, MSOP	6, 8
AD5311	10	±0.50		7	2-Wire	SOT-23, MSOP	6, 8
AD5321	12	±1.00		8	2-Wire	SOT-23, MSOP	6, 8
DUALS							
AD5302	8	±0.25	2	6	SPI	MSOP	10
AD5312	10	±0.50	2	7	SPI	MSOP	10
AD5322	12	±1.00	2	8	SPI	MSOP	10
AD5303	8	±0.25	2	6	SPI	TSSOP	16
AD5313	10	±0.50	2	7	SPI	TSSOP	16
AD5323	12	±1.00	2	8	SPI	TSSOP	16
QUADS							
AD5304	8	±0.25	1	6	SPI	MSOP	10
AD5314	10	±0.50	1	7	SPI	MSOP	10
AD5324	12	±1.00	1	8	SPI	MSOP	10
AD5305	8	±0.25	1	6	2-Wire	MSOP	10
AD5315	10	±0.50	1	7	2-Wire	MSOP	10
AD5325	12	±1.00	1	8	2-Wire	MSOP	10
AD5306	8	±0.25	4	6	2-Wire	TSSOP	16
AD5316	10	±0.50	4	7	2-Wire	TSSOP	16
AD5326	12	±1.00	4	8	2-Wire	TSSOP	16
AD5307	8	±0.25	2	6	SPI	TSSOP	16
AD5317	10	±0.50	2	7	SPI	TSSOP	16
AD5327	12	±1.00	2	8	SPI	TSSOP	16
OCTALS	•	•	•	+	•	•	•
AD5308	8	±0.25	2	6	SPI	TSSOP	16
AD5318	10	±0.50	2	7	SPI	TSSOP	16
AD5328	12	±1.00	2	8	SPI	TSSOP	16

 $Visit\ www.analog.com/support/standard\_linear/selection\_guides/AD53xx.html\ for\ more\ information.$ 

Table VI. Overview of AD53xx Parallel Devices


Part No.	Resolution	DNL	V <sub>REF</sub> Pins	Settling Time (µs)	Additional Pin Functions			Package	Pins	
SINGLES					BUF	GAIN	HBEN	CLR		
AD5330	8	±0.25	1	6	1	1		1	TSSOP	20
AD5331	10	±0.50	1	7		1		1	TSSOP	20
AD5340	12	±1.00	1	8	1	1		1	TSSOP	24
AD5341	12	±1.00	1	8	1	✓	1	1	TSSOP	20
DUALS										
AD5332	8	±0.25	2	6				1	TSSOP	20
AD5333	10	±0.50	2	7	1	1		1	TSSOP	24
AD5342	12	±1.00	2	8	1	1		1	TSSOP	28
AD5343	12	±1.00	1	8			1	1	TSSOP	20
QUADS										
AD5334	8	±0.25	2	6		1		1	TSSOP	24
AD5335	10	±0.50	2	7			1	1	TSSOP	24
AD5336	10	±0.50	4	7		1		1	TSSOP	28
AD5344	12	±1.00	4	8					TSSOP	28

REV. B -17-

### **OUTLINE DIMENSIONS**

# 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153AB

–18– REV. B

# **Revision History**

Location	Page
11/03—Data Sheet changed from REV. A to REV. B.	
Changes to ORDERING GUIDE	
Changes to Y axis on TPCs 12, 13, and 15	9
8/03—Data Sheet changed from REV. 0 to REV. A.	
Added A Version	Universal
Changes to FEATURES	
Changes to SPECIFICATIONS	
Edits to ABSOLUTE MAXIMUM RATINGS	
Edits to ORDERING GUIDE	
Updated OUTLINE DIMENSIONS	

REV. B -19-