LM4918 Boomer® Audio Power Amplifier Series
Stereo Audio Amp with AGC Control

General Description
The LM4918 is a monolithic integrated circuit that provides an automatic gain control (AGC), and stereo bridged audio power amplifiers capable of producing 1W into 8Ω with less than 1.0% THD.

Boomer® audio integrated circuits were designed specifically to provide high quality audio while requiring a minimum amount of external components. The LM4918 incorporates an AGC and stereo bridged audio power amplifiers making it optimally suited for multimedia monitors, portable radios, desktop and portable computer applications.

The LM4918 features an externally controlled, low-power consumption shutdown mode, and a power amplifier mute for maximum system flexibility and performance.

Key Specifications
- THD+N at 1kHz, 1W, 8Ω: 0.3% (typ)
- Total quiescent power supply current: 18mA (typ)
- Total shutdown power supply current: 1µA (typ)

Features
- 0.75dB per step/32step AGC Control Interface
- Automatic Gain Control Circuitry
- Stereo Bridged power amplifiers
- “Click and pop” suppression circuitry
- Thermal shutdown protection circuitry
- Selectable Auto Detect Std-by mode and Logic control

Applications
- Portable Computers
- Desktop Computers
- Multimedia monitors

Typical Application

FIGURE 1. Typical Audio Amplifier Application Circuit

Boomer® is a registered trademark of National Semiconductor Corporation.
Connection Diagrams

LQ Package

Top View
Order Number LM4918LQ
See NS Package Number LQA32B

LQ Marking

NS
UZXYTT
L4918LQ

Top View
NS - Std NS Logo
U - Wafer Fab Code
Z - Assembly Plant Code
XY - 2 Digit Date Code
TT - Die Run Traceability
L4918LQ - LM4918LQ

www.national.com
**Absolute Maximum Ratings** (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Condition</th>
<th>LM4918</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>VDD</td>
<td>5.5</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>−65˚C to +150˚C</td>
<td></td>
</tr>
<tr>
<td>Input Voltage</td>
<td>−0.3V to VDD +0.3V</td>
<td></td>
</tr>
<tr>
<td>Power Dissipation (Note 3)</td>
<td>Internally Limited</td>
<td></td>
</tr>
<tr>
<td>ESD Susceptibility (Note 4)</td>
<td>2000V</td>
<td></td>
</tr>
<tr>
<td>ESD Susceptibility (Note 5)</td>
<td>200V</td>
<td></td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>150˚C</td>
<td></td>
</tr>
</tbody>
</table>

**Operating Ratings**

Temperature Range

\[-40˚C ≤ TA ≤ +85˚C\]

Supply Voltage

\[2.7V ≤ VDD ≤ 5.5V\]

**Electrical Characteristics** Unless otherwise specified, all limits are guaranteed to \( T_J = 25˚C, VDD = 5.0V \).

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>LM4918</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>Supply Voltage</td>
<td>2.7</td>
<td></td>
</tr>
<tr>
<td>I_{DD}</td>
<td>Quiescent Supply Current</td>
<td>18, 25 mA (max)</td>
<td></td>
</tr>
<tr>
<td>I_{SDIH}</td>
<td>Shutdown Current</td>
<td>1, 2 µA (max)</td>
<td></td>
</tr>
<tr>
<td>I_{STD-BY}</td>
<td>Stand-By Current</td>
<td>1, 2 mA (max)</td>
<td></td>
</tr>
<tr>
<td>V_{IH}</td>
<td>Logic High</td>
<td>0.8xVdd</td>
<td></td>
</tr>
<tr>
<td>V_{IL}</td>
<td>Logic Low</td>
<td>0.2xVdd</td>
<td></td>
</tr>
<tr>
<td>AGC Vol max</td>
<td>Max gain</td>
<td>0, 0.5 dB (max)</td>
<td></td>
</tr>
<tr>
<td>AGC Vol min</td>
<td>Min gain</td>
<td>-24, -22 dB (max)</td>
<td></td>
</tr>
<tr>
<td>AGC Step Size</td>
<td></td>
<td>.75 dB</td>
<td></td>
</tr>
<tr>
<td>V_{DISCH}</td>
<td>Voltage on R_{DISCH}</td>
<td>1.2 V</td>
<td></td>
</tr>
<tr>
<td>I_{DISCH}</td>
<td>Discharge Current on Chold</td>
<td>320 nA</td>
<td></td>
</tr>
<tr>
<td>V_{OS}</td>
<td>Offset Voltage</td>
<td>10 mV</td>
<td></td>
</tr>
<tr>
<td>A_{INV}</td>
<td>Inverting amp gain</td>
<td>Vagcref = 4.5V</td>
<td></td>
</tr>
<tr>
<td>V_{IN}</td>
<td>Input Sig Threshold Level</td>
<td>14 mVpk</td>
<td></td>
</tr>
<tr>
<td>T_{WAIT}</td>
<td>Wait time</td>
<td>10 sec</td>
<td></td>
</tr>
<tr>
<td>V_{OS}</td>
<td>Output Offset Voltage</td>
<td>10 mV(max)</td>
<td></td>
</tr>
<tr>
<td>P_{O}</td>
<td>Output Power</td>
<td>1.1, 1.0 W(min)</td>
<td></td>
</tr>
<tr>
<td>THD+N</td>
<td>Total Harmonic Distortion+Noise</td>
<td>0.3 %</td>
<td></td>
</tr>
<tr>
<td>PSRR</td>
<td>Power Supply Rejection Ratio</td>
<td>67 dB</td>
<td></td>
</tr>
<tr>
<td>Xtalk</td>
<td>Channel Separation in SE</td>
<td>60 dB</td>
<td></td>
</tr>
<tr>
<td>Xtalk</td>
<td>Channel Separation in BTL</td>
<td>76 dB</td>
<td></td>
</tr>
<tr>
<td>SNR</td>
<td>Signal to Noise Ratio</td>
<td>109 dB</td>
<td></td>
</tr>
</tbody>
</table>
Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_{JMAX}$, $θ_{JA}$, and the ambient temperature $TA$. The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX}−TA)/θ_{JA}$ or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4918, see power derating curves for additional information.

Note 4: Human body model, 100pF discharged through a 1.5kΩ resistor.

Note 5: Machine Model, 220pF–240pF discharged through all pins.

Note 6: Typical values are measured at 25°C and represent the parametric norm.

Note 7: Limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).

Note 8: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 9: $R_{OUT}$ is measured from the output pin to ground. This value represents the parallel combination of the 10kΩ output resistor and the two 20kΩ resistors.

Note 10: If the product is in Shutdown mode and $VDD$ exceeds 6V (to a max of 8V $VDD$), then most of the excess current will flow through the ESD protection circuits. If the source impedance limits the current to a max of 10mA, then the device will be protected. If the device is enabled when $VDD$ is greater than 5.5V and less than 6.5V, no damage will occur, although operation life will be reduced. Operation above 6.5V with no current limit will result in permanent damage.

Note 11: Maximum power dissipation in the device ($P_{DMAX}$) occurs at an output power level significantly below full output power. $P_{DMAX}$ can be calculated using Equation 1 shown in the Application Information section. It may also be obtained from the power dissipation graphs.

Note 12: Data taken at VagcRef = $VDD$ and Power Amp Gain set to A = 2.
Typical Performance Characteristics (Note 12)

THD+N vs Frequency

- **VDD = 3V, RL = 4Ω, BTL, PO = 225mW**
- **VDD = 3V, RL = 8Ω, BTL, PO = 275mW**
- **VDD = 5V, RL = 8Ω, BTL, PO = 400mW**
- **VDD = 5V, RL = 32Ω, SE, PO = 40mW**
- **VDD = 3V, RL = 32Ω, SE, PO = 25mW**

THD+N vs Output Power

- **VDD = 3V, RL = 4Ω, BTL**
Typical Performance Characteristics (Note 12) (Continued)

THD+N vs Output Power
V_{DD} = 3V, R_L = 8\Omega, BTL

THD+N vs Output Power
V_{DD} = 5V, R_L = 8\Omega, BTL

THD+N vs Output Power
V_{DD} = 3V, R_L = 32\Omega, SE

THD+N vs Output Power
V_{DD} = 5V, R_L = 32\Omega, SE

Output Power vs Load Resistance
BTL

Output Power vs Load Resistance
SE
Typical Performance Characteristics (Note 12) (Continued)

Power Dissipation vs Output Power
$V_{DD} = 3\, \text{V}, \text{BTL}$

Power Dissipation vs Output Power
$V_{DD} = 5\, \text{V}, R_L = 8\, \Omega, \text{BTL}$

Power Dissipation vs Output Power
$V_{DD} = 5\, \text{V} \text{ and } 3\, \text{V}, R_L = 32\, \Omega, \text{SE}$

PSRR vs Frequency
$V_{DD} = 3\, \text{V}, R_L = 8\, \Omega, \text{BTL, Full System Inputs } 10\, \Omega \text{ Terminated to GND}$
Typical Performance Characteristics (Note 12) (Continued)

- **PSRR vs Frequency**
  - $V_{DD} = 5V$, $R_L = 8\Omega$, BTL, Full System
  - Inputs $10\Omega$ Terminated to GND

- **PSRR vs Frequency**
  - $V_{DD} = 3V$, $R_L = 32\Omega$, SE, Full System
  - Inputs $10\Omega$ Terminated to GND

- **PSRR vs Frequency**
  - $V_{DD} = 5V$, $R_L = 32\Omega$, SE, Full System
  - Inputs $10\Omega$ Terminated to GND

- **PSRR vs Frequency Power Amplifier Only**
  - $V_{DD} = 5V$, $R_L = 8\Omega$, BTL
  - Inputs $10\Omega$ Terminated to GND
Typical Performance Characteristics (Note 12) (Continued)

Supply Voltage vs Output Power
- $R_L = 8\Omega$, BTL, 10% and 1% THD+N
- $R_L = 32\Omega$, SE, 10% and 1% THD+N

Channel Separation
- $V_{DD} = 5V$ and 3V, $R_L = 8\Omega$, BTL

Noise Floor
- A-Weighted

Output Noise Voltage
- 5V, BTL, $R_L = 8\Omega$
- 3V, BTL, $R_L = 8\Omega$
- 3V and 5V SE, $R_L = 32\Omega$
Application Information

BRIDGE CONFIGURATION EXPLANATION

As shown in Figure 1, the LM4918 consists of two pairs of operational amplifiers, forming a two-channel (channel L and channel R) stereo amplifier. (Though the following discusses channel L, it applies equally to channel R.) External resistors RF and RI (set as R0 and R1, respectively for the L channel, and R7 and R6, respectively for the R channel on the demo board circuit) set the closed-loop gain of the first op-amp, whereas two internal 20kΩ resistors set the second op-amps gain at 1. The LM4918 drives a load, such as a speaker, connected between the two amplifier outputs, VoL- and VoL+ (VoR- and VoR+ for the R channel). Figure 1 shows that the first op-amp’s output serves as the second op-amp’s input. This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between VoL- and VoL+ and driven differentially (commonly referred to as “bridge mode”). This results in a differential gain of

\[ A_{VD} = 2 \times (R_f / R_i) \]  

(1)

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier’s output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. This produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or that the output signal is not clipped. Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing channel A’s and channel B’s outputs at half-supply. This eliminates the coupling capacitor that single supply, single-ended amplifiers require (such as when using the LM4918 to drive single-ended headphone loads). Eliminating an output coupling capacitor in a single-ended configuration forces a single-supply amplifier’s half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier. Equation (2) states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

\[ P_{D_{MAX}} = (V_{DD})^2 / (2\pi R_L) \]  

Single-Ended \hspace{1cm} (2)

However, a direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation for the same conditions. The LM4918 has two operational amplifiers per channel. The maximum internal power dissipation per channel operating in the bridge mode is four times that of a single-ended amplifier. From Equation (2), assuming a 5V power supply and a 8Ω load, the maximum single channel power dissipation is 0.158W or 0.317W for stereo operation.

\[ P_{D_{MAX}} = 4 \times (V_{DD})^2 / (2\pi^2 R_L) \]  

Bridge-Mode \hspace{1cm} (3)

The LM4918’s power dissipation is twice that given by Equation (2) or Equation (3) when operating in the single-ended mode or bridge mode, respectively. Twice the maximum power dissipation point given by Equation (3) must not exceed the power dissipation given by Equation (4):

\[ P_{D_{MAX}} = (T_{J_{MAX}} - T_A) / \theta_{JA} \]  

(4)

The LM4918’s \( T_{J_{MAX}} = 150^\circ C \). In the LQ package soldered to a DAP pad that expands to a copper area of 1in² on a PCB, the LM4918’s \( \theta_{JA} \) is 51°C/W. At any given ambient temperature \( T_A \), use Equation (4) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (4) and substituting \( P_{D_{MAX}} \) for \( P_{D_{MAX}} \) results in Equation (5). This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4918’s maximum junction temperature.

\[ T_A = T_{J_{MAX}} - 2*P_{D_{MAX}}\theta_{JA} \]  

(5)

For a typical application with a 5V power supply and an 8Ω load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 85°C for the LQ package.

\[ T_{J_{MAX}} = P_{D_{MAX}}\theta_{JA} + T_A \]  

(6)

Equation (6) gives the maximum junction temperature \( T_{J_{MAX}} \). If the result violates the LM4918’s 150°C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures. The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases.

If the result of Equation (2) is greater than that of Equation (3), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce \( \theta_{JA} \). The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

EXPOSED-DAP MOUNTING CONSIDERATIONS

The LM4918’s exposed-DAP (die attach paddle) packages (LD) provide a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper area heatsink, copper traces, ground plane, and finally, surrounding air. The result is a low voltage audio power amplifier that produces 1.1W dissipation in an 8Ω load at ≤ 1% THD-N. This power is achieved through careful consideration of necessary thermal design. Failing to opti-
Application Information  (Continued)

mize thermal design may compromise the LM4918's performance and activate unwanted, though necessary, thermal shutdown protection.

The LM4918LD must have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad is then, ideally, connected to a large plane of continuous unbroken copper. This plane forms a thermal mass, heat sink, and radiation area. Place the heat sink area on either outside plane in the case of a two-sided or multi-layer PCB. (The heat sink area can also be placed on an inner layer of a multi-layer board. The thermal resistance, however, will be higher.) Connect the DAP copper pad to the inner layer or backside copper heat sink area with 2 vias. The via diameter should be 0.012in - 0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plugging and tenting the vias with plating and solder mask, respectively. Further detailed and specific information concerning PCB layout, fabrication, and mounting an LQ (LLP) package is available in National Semiconductor's AN1187.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 10µF in parallel with a 0.1µF filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.0µF tantalum bypass capacitance connected between the LM4918's supply pins and ground. Keep the length of leads and traces that connect capacitors between the LM4918's power supply pin and ground as short as possible. Connecting a 2.2µF capacitor, C_b, between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. Too large, however, increases turn-on time and can compromise the amplifier's click and pop performance. The selection of bypass capacitor values, especially C_b, depends on desired PSRR requirements, click and pop performance system cost, and size constraints.

FIGURE 2. REFERENCE DESIGN BOARD SCHEMATIC
AUTOMATIC GAIN CONTROL (AGC)

The AGC represents a closed loop gain control network in conjunction with the peak detect monitoring the outputs of the power amplifier section. A reference voltage is put on the “AGC Ref In” pin to set the desired dynamic range of the AGC. This voltage should be set to allow for maximum desired output level for the expected range of the input signal. The AGC may provide anywhere from 0 to 24dB of attenuation. The peak detect constantly updates the AGC block with information about the maximum level of the output signal. Internally, if this peak value is higher than the set reference voltage, the AGC will reduce the gain of the circuit until the output peak is lower than the reference voltage. This entire process is timed by the Chold capacitor (in conjunction with Rdischarge), which determines the hold time between peaks while restoring gain (gain returns to normal levels after being attenuated by large power amp output signal).

The circuit shown in Figure 3 best describes the AGC loop operation. Square nodes are external pins. Vbp is the bypass voltage. As is shown below, the peak detect section (PD) monitors all outputs of the power amp (VoL+, VoL-, VoR+, and VoR-). Peaks are fed into the peak buffer, regulated by Chold and Rdis. The output of the peak buffer (VpkBfr) is then compared to VagcRef. The AGC amplifier then sets the ADC output to control the gain setting in 32 discrete steps from 0 to –24dB. Gain will remain reduced until peak levels (VpkBfr) return below the VagcRef, as buffered by the peak buffer and Chold. This means gain will slowly increase (speed determined by Chold) back to normal levels (maximum gain set) or until the peaks again exceed the reference level.

The reference voltage VagcRef should be set in conjunction with the gain settings on the power amplifier stage to provide maximum gain (0dB) for the typical desired maximum output level of the part for a maximum input level. This will ensure that both the full 24dB dynamic range of the AGC is used effectively and that maximum effective audio levels may be reached without clipping. Typical AGC peak gain values for given VagcRef voltages are shown in Table 1. These are taken with a 20MΩ pullup resistor on Chold (as used shown on the demo board). These are shown as typical values only – VagcRef level should be set with the factors described above.

FIGURE 3. Block Diagram with external component for AGC closed loop
TABLE 1. Typical VAGCREF Values

<table>
<thead>
<tr>
<th>STEP</th>
<th>AGC Peak Gain Level (dB)</th>
<th>VagcRef (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-0.1</td>
<td>4.1</td>
</tr>
<tr>
<td>2</td>
<td>-1.6</td>
<td>4.0</td>
</tr>
<tr>
<td>3</td>
<td>-2.4</td>
<td>3.9</td>
</tr>
<tr>
<td>4</td>
<td>-3.1</td>
<td>3.8</td>
</tr>
<tr>
<td>5</td>
<td>-3.8</td>
<td>3.7</td>
</tr>
<tr>
<td>6</td>
<td>-4.6</td>
<td>3.6</td>
</tr>
<tr>
<td>7</td>
<td>-5.4</td>
<td>3.5</td>
</tr>
<tr>
<td>8</td>
<td>-6.1</td>
<td>3.3</td>
</tr>
<tr>
<td>9</td>
<td>-6.9</td>
<td>3.2</td>
</tr>
<tr>
<td>10</td>
<td>-7.6</td>
<td>3.1</td>
</tr>
<tr>
<td>11</td>
<td>-8.4</td>
<td>3.0</td>
</tr>
<tr>
<td>12</td>
<td>-9.1</td>
<td>2.9</td>
</tr>
<tr>
<td>13</td>
<td>-9.8</td>
<td>2.7</td>
</tr>
<tr>
<td>14</td>
<td>-10.6</td>
<td>2.6</td>
</tr>
<tr>
<td>15</td>
<td>-11.4</td>
<td>2.4</td>
</tr>
<tr>
<td>16</td>
<td>-12.1</td>
<td>2.3</td>
</tr>
<tr>
<td>17</td>
<td>-12.8</td>
<td>2.1</td>
</tr>
<tr>
<td>18</td>
<td>-13.6</td>
<td>2.0</td>
</tr>
<tr>
<td>19</td>
<td>-14.4</td>
<td>1.8</td>
</tr>
<tr>
<td>20</td>
<td>-15.1</td>
<td>1.7</td>
</tr>
<tr>
<td>21</td>
<td>-15.9</td>
<td>1.6</td>
</tr>
<tr>
<td>22</td>
<td>-16.6</td>
<td>1.4</td>
</tr>
<tr>
<td>23</td>
<td>-17.3</td>
<td>1.3</td>
</tr>
<tr>
<td>24</td>
<td>-18.1</td>
<td>1.2</td>
</tr>
<tr>
<td>25</td>
<td>-18.8</td>
<td>1.1</td>
</tr>
<tr>
<td>26</td>
<td>-19.6</td>
<td>1.0</td>
</tr>
<tr>
<td>27</td>
<td>-20.3</td>
<td>0.8</td>
</tr>
<tr>
<td>28</td>
<td>-21.1</td>
<td>0.7</td>
</tr>
<tr>
<td>29</td>
<td>-21.8</td>
<td>0.5</td>
</tr>
<tr>
<td>30</td>
<td>-22.6</td>
<td>0.3</td>
</tr>
<tr>
<td>31</td>
<td>-23.4</td>
<td>0.2</td>
</tr>
<tr>
<td>32</td>
<td>-24.2</td>
<td>0.0</td>
</tr>
</tbody>
</table>
Application Information (Continued)

SHUTDOWN FUNCTION
In order to reduce power consumption while not in use, the LM4918 contains a shutdown pin to externally turn off the amplifier’s bias circuitry. This shutdown feature turns the amplifier off when a logic high (0.8 \( \times \) V\( \text{DD} \)) is placed on the shutdown pin. By switching the shutdown pin to V\( \text{DD} \), the LM4918 supply current draw will be minimized in idle mode. While the device will be disabled with shutdown pin voltages less than 0.8V\( \text{DD} \), the idle current may be greater than the typical value of 1\( \mu \text{A} \). (Idle current is measured with the shutdown pin at V\( \text{DD} \)).

In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry to provide a quick, smooth transition into shutdown. Another solution is to use a single-pole, single-throw switch in conjunction with an external pull-down resistor. When the switch is closed, the shutdown pin is connected to V\( \text{DD} \) and disables the amplifier. If the switch is open, then the external pull-down resistor will enable the LM4918. This scheme guarantees that the shutdown pin will not float thus preventing unwanted state changes.

STANDBY
When in MODE 0, activating Standby with a logic high (0.8 \( \times \) V\( \text{DD} \)) maintains the outputs at their bias level, but with no signal. This allows for extremely fast (less than 1ms) turn off/on of the audio outputs with a minimum current draw while in Standby mode (1\( \mu \text{A} \) typ).

When in MODE 1, enabling/disabling Standby is also dependant upon the input signal level and the input threshold setting. In this mode, Standby is not enabled until both a logic high is placed on the Standby pin and the input signal level has remained below the set input threshold level for a period of time determined by Chold (typically a few seconds). This delay time set by Cstdby prevents the LM4918 from inadvertently triggering Standby mode during quiet passages in music. Returning from Standby while in MODE 0 is also dependant upon both a logic low on the Standby pin and the input signal level being above the set threshold. In this case, however, return from Standby is immediate and does not require the input to remain above the threshold level for any amount of time.

STANDBY MODE SELECT
The LM4918 has two user-selectable modes for standby usage. The first mode (MODE 0), valid when MODE is equal to logic low (0.2 \( \times \) V\( \text{DD} \) or less), is characterized by the immediate activation of Standby mode (outputs remain at bias point, with no signal) when a logic high is applied to the Standby pin, and the immediate return from Standby upon a logic low on the Standby pin.

The second mode (MODE 1), valid when MODE is equal to logic high (0.8 \( \times \) V\( \text{DD} \)), is characterized by a delayed activation of Standby mode. In this case Standby is delayed until both a logic high is placed on the Standby pin and the input signal has maintained a value below the input threshold (as determined by the resistance on Input Vth) for a given amount of time (determined by Cstdby). Returning from Standby also requires both a logic high on the Standby pin and a sufficiently large input signal to overcome the set input threshold. No hold time applies to return from Standby – deactivation is immediate upon both conditions being met.

INPUT THRESHOLD DETECT
The LM4819 has an input threshold detect function that works in conjunction with the Standby mode and is only enabled when the LM4918 is in MODE 1 (see STANDBY MODE SELECT). This threshold level may be set anywhere from 14mV to 50mV (typical peak values) by adjusting the resistance placed from Input Vth to GND. Typical values have about 50k\( \Omega \) for a 14mVpk level and 15k\( \Omega \) for a 50mVpk level. Care should be taken not to set the threshold values too low, as the part may cycle in and out of shutdown if any spurious noise was present on the inputs. For this reason, threshold values less than 14mVpk with corresponding resistance values greater than 50k\( \Omega \) are not recommended.

This threshold value sets the peak input level that must be exceeded for the part to return from Standby when in MODE 1. It also is the level which the input must remain below (for an amount of time determined by Cstdby) for the part to enter Standby when in MODE 1.

HP SENSE FUNCTION
Applying a voltage greater than 0.8V\( \text{DD} \) to the LM4918’s HP Sense pin turns off the second amplifier on each channel, muting a bridged-connected load. Quiescent current consumption is reduced when the IC is in this single-ended mode.

Figure 2 shows the implementation of the LM4918’s headphone sense function. With no headphones connected to the headphone jack, the R14-R17 voltage divider sets the voltage applied to the HP Sense pin (pin 30) at approximately 50mV. This 50mV enables the second amplifiers, placing the LM4918 in bridged mode operation. The output coupling capacitor blocks the amplifier’s half supply DC voltage, protecting the headphones.

The HP Sense threshold is set at 0.8V\( \text{DD} \). While the LM4918 operates in bridged mode, the DC potential across the load is essentially 0V. Therefore, even in an ideal situation, the output swing cannot cause a false single-ended trigger. Connecting headphones to the headphone jack disconnects the headphone jack contact pin from V\( \text{DD} \) and allows R14 to pull the HP Sense pin up to V\( \text{DD} \). This enables the headphone function, turns off the second amplifiers, and mutes the bridged speaker. The amplifier then drives the headphones, whose impedance is in parallel with resistor R17 and R18. These resistors have negligible effect on the LM4918’s output drive capability since the typical impedance of headphones is 32\( \Omega \).

Figure 2 also shows the suggested headphone jack electrical connections. The jack is designed to mate with a three-wire plug. The plug’s tip and ring should each carry one of the two stereo output signals, whereas the sleeve should carry the ground return. A headphone jack with one control pin contact is sufficient to drive the HP Sense pin when connecting headphones. A microprocessor or a switch can replace the headphone jack contact pin. When a microprocessor or switch applies a voltage greater than 4V to the HP-In pin, a bridge-connected speaker is muted and the first set of amplifiers drive a pair of headphones.

PEAK DETECT
The LM4918 also incorporates a peak-detect function to properly monitor output level in conjunction with the AGC. This peak detect function may be set for positive or negative detect, based on the user’s preference. On the demo board, shown in Figure 2, both circuits are available for testing. The normal, positive peak detect, is engaged by inserting jumpers at S1 and S3, while removing jumpers at S2 and S4. The
negative peak circuit is described by jumpers in place on S2 and S4, while removed from S1 and S3. Operating in the negative manner places the Vpk_Bfr directly to VagcRef, and makes Vpk_in the effective AGC gain reference voltage. Keep in mind this will reverse the voltage values used for a given AGC gain level as compared to VagcRef values. The peak detect period is set by the Chold capacitor as described in the AUTOMATIC GAIN CONTROL section. AGC gain will slowly increase to maximum set value at a rate determined by Chold. Decreasing Chold results in faster peak hold times and faster gain increase after a peak-induced gain reduction.

SELECTING EXTERNAL COMPONENTS

Input Capacitor Value Selection
Amplifying the lowest audio frequencies requires high value input coupling capacitor (C7 and C8 in Figure 2). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz. Applications using speakers with this limited frequency response reap little improvement by using large input capacitor.

The LM4918 actually has two different sets of input coupling caps: one for the AGC block (C7 and C8) and one for the power amplifier block (C1 and C5). These must both be in place to properly protect the inputs from DC offsets and should match for predictable frequency response.

The internal input resistor (R1 and R6) and the input capacitor (C1 and C5) produce a high pass filter cutoff frequency that is found using Equation (7).

\[ f_c = \frac{1}{2\pi RC} \] (7)

As an example when using a speaker with a low frequency limit of 150Hz, C1, using Equation (7) is 0.063\( \mu \)F. The 0.49\( \mu \)F C1 shown in Figure 2 allows the LM4918 to drive a headphone whose frequency response extends below 50Hz.

Bypass Capacitor Value Selection
Besides minimizing the input capacitor size, careful consideration should be paid to value of C\text{\text{\textsubscript{B}}}, the capacitor connected to the V\text{\textsubscript{Bypass}} pin. Since C\text{\text{\textsubscript{B}}} determines how fast the LM4918 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4918’s outputs ramp to their quiescent DC voltage (nominally V\text{\text{\textsubscript{DD}}/2}), the smaller the turn-on pop. Choosing C\text{\text{\textsubscript{B}}} equal to 2.2\( \mu \)F along with a small value of C\text{\text{\textsubscript{i}}} (in the range of 0.1\( \mu \)F to 0.49\( \mu \)F), produces a click-less and pop-less shutdown function.

Output Capacitor Value Selection
Amplifying the lowest audio frequencies also requires the use of a high value output coupling capacitor (C10 and C11 in Figure 2). A high value output capacitor can be expensive and may compromise space efficiency in portable design. The speaker load (R) and the output capacitor (C) form a high pass filter with a low cutoff frequency determined using Equation (7).

When using a typical headphone load of R_L = 32\( \Omega \) with a low frequency limit of 50Hz, C_O = 99\( \mu \)F. The 200\( \mu \)F C_O shown in Figure 2 allows the LM4857 to drive a headphone whose frequency response extends below 50Hz.

C\text{\text{\textsubscript{D}}}/\text{\text{\textsubscript{B}}} Value Selection
C\text{\text{\textsubscript{D}}}/\text{\text{\textsubscript{B}}} is set to provide a large enough delay time on the threshold detect such that the device does not inadvertently toggle in and out of Standby mode when in MODE 1 and low level music passages are playing. This should be set for delay periods of several seconds. The demo board uses a 10\( U \)F cap that results in about 10s (typ) of delay time before entering Standby (MODE 1 must be enabled, Standby must be enabled, and the input level must remain below the threshold level for 10s). Smaller values may result in Standby activation during extended low periods of music.

PCB LAYOUT GUIDELINES
This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

GENERAL MIXED SIGNAL LAYOUT RECOMMENDATION

Power and Ground Circuits
For 2 layer mixed signal circuits, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can have a major impact on low level signal performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even device. This technique will require a greater amount of design time but will not increase the final price of the board. The only extra parts required will be some jumpers.

Single-Point Power / Ground Connections
The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing High Frequency noise coupling between the analog and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

Placement of Digital and Analog Components
All digital components and high-speed digital signal traces should be located as far away as possible from analog components and circuit traces.

Avoiding Typical Design / Layout Problems
Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.
Application Information (Continued)

LM4918 LLP BOARD ARTWORK

Top Overlay

Top Solder

Top Layer

Bottom Layer
LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no “Banned Substances” as defined in CSP-9-111S2.