FAIRCHILD

MM74HC4316 **Quad Analog Switch with Level Translator**

General Description


Features

- Typical switch enable time: 20 ns
- Wide analog input voltage range: ±6V
- Low "ON" resistance:
- 50 typ. (V_{CC}–V_{EE} = 4.5V) 30 typ. (V_{CC}–V_{EE} = 9V)
- Low quiescent current: 80 μA maximum (74HC)
- Matched switch characteristics
- Individual switch controls plus a common enable


Ordering Code:

FAIRCH SEMICONDU MM74HC Quad An	истоятм 4316	ch with Le	February 1984 Revised February 1999 Vel Translator					
switches implement technology. These low "OFF" leakage any analog input m Three supply pins implement a level operate with 0–6V levels. The MM74H in addition to each disable all switcher	6 devices are digital need in advanced switches have low ' is. They are bidirect hay be used as an ou are provided on the translator which en logic levels and up to IC4316 also has a con switch's control whiles to their OFF state	ON" resistance and ional switches, thus tput and vice-versa. e MM74HC4316 to ables this circuit to $o \pm 6V$ analog switch ommon enable input nich when LOW will	and outputs and digital inputs are protected from electro- static damage by diodes to V_{CC} and ground. Features a Typical switch enable time: 20 ns Wide analog input voltage range: $\pm 6V$ Low "ON" resistance: 50 typ. ($V_{CC}-V_{EE} = 4.5V$) 30 typ. ($V_{CC}-V_{EE} = 9V$) Low quiescent current: 80 µA maximum (74HC) Matched switch characteristics Individual switch controls plus a common enable					
Ordering C	Package Number							
MM74HC4316M	M16A	16-Lead Small Outline	e Integrated Package (SOIC), JEDEC MS-012, 0.150" Narrow					
MM74HC4316SJ	M16D		Package (SOP), EIAJ TYPE II, 5.3mm Wide					
		6 Load This Shrink Small Outling Package (TSSOP) IEDEC MO 1525 4 4mm Wide						
MM74HC4316MTC	MTC16	16-Lead Thin Shrink S	Package Description -Lead Small Outline Integrated Package (SOIC), JEDEC MS-012, 0.150" Narrow -Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide -Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-1536, 4.4mm Wide -Lead Plastic Dual-In-Line Package (PDIP)IEDEC MS-001_0.300" Wide					

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



Connection Diagram



Truth Table

Inp	Switch	
En	I/O–O/I	
Н	Х	"OFF"
L	L	"OFF"
L	Н	"ON"

(Note 2)

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Supply Voltage (V _{CC})	-0.5 to +7.5V
Supply Voltage (V _{EE})	+0.5 to -7.5V
DC Control Input Voltage (VIN)	-1.5 to V _{CC} $+1.5$ V
DC Switch I/O Voltage (VIO)	$V_{\text{EE}}0.5$ to V_{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
Supply Voltage (V _{EE})	0	-6	V
DC Input or Output Voltage			
(V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
$(t_r,t_f)\ V_{CC}=2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
$V_{CC} = 12.0V$		250	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)


Symbol	Parameter	Conditions	V _{EE}	v _{cc}	$T_A = 25^{\circ}C$		$T_{A} = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Symbol	Falameter				Тур		Guaranteed I	imits	Units
VIH	Minimum HIGH Level			2.0V		1.5	1.5	1.5	V
	Input Voltage			4.5V		3.15	3.15	3.15	V
				6.0V		4.2	4.2	4.2	V
V _{IL}	Maximum LOW Level			2.0V		0.5	0.5	0.5	V
	Input Voltage			4.5V		1.35	1.35	1.35	V
				6.0V		1.8	1.8	1.8	V
R _{ON}	Minimum "ON" Resistance	$V_{CTL} = V_{IH}, I_S = 2.0 \text{ mA}$	GND	4.5V	100	170	200	220	Ω
	(Note 5)	$V_{IS} = V_{CC}$ to V_{EE}	-4.5V	4.5V	40	85	105	110	Ω
		(Figure 1)	-6.0V	6.0V	30	70	85	90	Ω
			GND	2.0V	100	180	215	240	Ω
		$V_{CTL} = V_{IH}, I_S = 2.0 \text{ mA}$	GND	4.5V	40	80	100	120	Ω
		$V_{IS} = V_{CC} \text{ or } V_{EE}$	-4.5V	4.5V	50	60	75	80	Ω
		(Figure 1)	-6.0V	6.0V	20	40	60	70	Ω
R _{ON}	Maximum "ON" Resistance	V _{CTL} = V _{IH}	GND	4.5V	10	15	20	20	Ω
	Matching	$V_{IS} = V_{CC}$ to V_{EE}	-4.5V	4.5V	5	10	15	15	Ω
			-6.0V	6.0V	5	10	15	15	Ω
I _{IN}	Maximum Control Input Current	V _{IN} = V _{CC} or GND	GND	6.0V		±0.1	±1.0	±1.0	μA
I _{IZ}	Maximum Switch "OFF"	$V_{OS} = V_{CC} \text{ or } V_{EE}$	GND	6.0V		±60	±600	±600	nA
	Leakage Current	$V_{IS} = V_{EE}$ or V_{CC}	-6.0V	6.0V		±100	±1000	±1000	nA
		V _{CTL} = V _{IL} (Figure 2)							
I _{IZ}	Maximum Switch "ON"	V _{IS} = V _{CC} to V _{EE}	GND	6.0V		±40	±150	±150	nA
	Leakage Current	$V_{CTL} = V_{IH}, V_{OS} = OPEN$ (Figure 3)	-6.0V	6.0V		±60	±300	±300	nA
I _{CC}	Maximum Quiescent	V _{IN} = V _{CC} or GND	GND	6.0V		2.0	20	40	μA
	Supply Current	I _{OUT} = 0 μA	-6.0V	6.0V		8.0	80	160	μA

Note 4: For a power supply of 5V \pm 10% the worst case on resistances (R_{ON}) occurs for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current occurs for CMOS at the higher voltage and so the 5.5V values should be used.

Note 5: At supply voltages (V_{CC}-V_{EE}) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.


o	Bernarden	Ormalitiene	v	v	T _A = -	+ 25°C	$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$	$\textbf{T}_{\textbf{A}} = -55^{\circ}\textbf{C} \text{ to } +125^{\circ}\textbf{C}$	11
Symbol	Parameter	Conditions	VEE	Vcc	Тур		Guaranteed	limits	Units
t _{PHL} ,	Maximum Propagation		GND	2.0V	25	50	63	75	ns
t _{PLH}	Delay Switch		GND	4.5V	5	10	13	15	ns
	In to Out		-4.5V	4.5V	4	8	12	14	ns
			-6.0V	6.0V	3	7	11	13	ns
t _{PZL} ,	Maximum Switch	$R_L = 1 k\Omega$	GND	2.0V	30	165	206	250	ns
t _{PZH}	Turn "ON" Delay	-	GND	4.5V	20	35	43	53	ns
1211	(Control)		-4.5V	4.5V	15	32	39	48	ns
	(,		-6.0V	6.0V	14	30	37	45	ns
t _{PHZ} ,	Maximum Switch	$R_{I} = 1 k\Omega$	GND	2.0V	45	250	312	375	ns
t _{PLZ}	Turn "OFF" Delay		GND	4.5V	25	50	63	75	ns
PLZ	(Control)		-4.5V	4.5V	20	44	55	66	ns
	(001110))		-6.0V	6.0V	20	44	55	66	113
•	Maximum Switch		GND	0.0V	35	205	256	308	ns
t _{PZL} ,	Turn "ON" Delay		GND		20	205 41	52	62	
t _{PZH}	-			4.5V					ns
	(Enable)		-4.5V	4.5V	19	38	48	57	ns
			-6.0V	6.0V	18	36	45	54	ns
t _{PLZ} ,	Maximum Switch		GND	2.0V	58	265	330	400	ns
t _{PHZ}	Turn "OFF" Delay		GND	4.5V	28	53	67	79	ns
	(Enable)		-4.5V	4.5V	23	47	59	70	ns
			-6.0V	6.0V	21	47	59	70	ns
f _{MAX}	Minimum Frequency	$R_L=600\Omega,\ V_{IS}=2V_{PP}$	0V	4.5	40				MHz
	Response (Figure 7)	at (V _{CC} -V _{EE} /2)	-4.5V	4.5V	100				MHz
	$20 \text{ log } (\text{V}_{\text{OS}}/\text{V}_{\text{IS}}) \text{=} -3 \text{ dB}$								
	Control to Switch	$R_L = 600\Omega$, $F = 1 MHz$	0V	4.5V	100				mV
	Feedthrough Noise	$C_L = 50 \text{ pF}$	-4.5V	4.5V	250				mV
	(Figure 8)	(Note 7) (Note 8)							
	Crosstalk Between	$R_L = 600\Omega$, $F = 1 MHz$							
	any Two Switches		0V	4.5V	-52				dB
	(Figure 9)		-4.5V	4.5V	-50				dB
	Switch OFF Signal	$R_L = 600\Omega$, $F = 1 MHz$							
	Feedthrough Isolation	$V_{CTL} = V_{IL}$,	0V	4.5V	-42				dB
	(Figure 10)	(Note 7) (Note 8)	-4.5V	4.5V	-44				dB
THD	Sinewave Harmonic	$R_{L} = 10 \text{ K}\Omega, C_{L} = 50 \text{ pF},$							
	Distortion	F = 1 KHz							
	(Figure 11)	$V_{IS} = 4V_{PP}$	0V	4.5V	0.013				%
		V _{IS} = 8V _{PP}	-4.5V	4.5V	0.008				%
C _{IN}	Maximum Control	13 - FF	-	-	5				pF
- 114	Input Capacitance				-				F.
CIN	Maximum Switch				35				pF
	Input Capacitance				00				р.
C _{IN}	Maximum Feedthrough	V _{CTL} = GND			0.5				pF
ΨIN	Capacitance	VCTL - CIVD			0.5				рі
<u> </u>					45				
C _{PD}	Power Dissipation				15				pF
	Capacitance	(Null R _I /Ron Attenuation).							


MM74HC4316




www.fairchildsemi.com


4








MM74HC4316





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.