

# Three-PLL General Purpose EPROM Programmable Clock Generator

#### **Features**


- Three integrated phase-locked loops
- EPROM programmability
- Factory-programmable (CY2291) or field-programmable (CY2291F) device options
- · Low-skew, low-jitter, high-accuracy outputs
- Power-management options (Shutdown, OE, Suspend)
- Frequency select option
- Smooth slewing on CPUCLK
- Configurable 3.3V or 5V operation
- 20-pin SOIC Package

## **Benefits**

- Generates up to three custom frequencies from external sources
- · Easy customization and fast turnaround
- Programming support available for all opportunities
- . Meets critical industry standard timing requirements
- Supports low-power applications
- Eight user-selectable frequencies on CPU PLL
- Allows downstream PLLs to stay locked on CPUCLK output
- · Enables application compatibility
- · Industry-standard packaging saves on board space


#### Selector Guide

Part Number	Outputs	Input Frequency Range	Output Frequency Range	Specifics
CY2291	8	10 MHz–25 MHz (external crystal) 1 MHz–30 MHz (reference clock)	76.923 kHz–100 MHz (5V) 76.923 kHz–80 MHz (3.3V)	Factory Programmable Commercial Temperature
CY2291I	8	10 MHz–25 MHz (external crystal) 1 MHz–30 MHz (reference clock)	76.923 kHz–90 MHz (5V) 76.923 kHz–66.6 MHz (3.3V)	Factory Programmable Industrial Temperature
CY2291F	8	10 MHz–25 MHz (external crystal) 1 MHz–30 MHz (reference clock)	76.923 kHz–90 MHz (5V) 76.923 kHz–66.6 MHz (3.3V)	Field Programmable Commercial Temperature
CY2291FI	8	10 MHz–25 MHz (external crystal) 1 MHz–30 MHz (reference clock)	76.923 kHz–80 MHz (5V) 76.923 kHz–60.0 MHz (3.3V)	Field Programmable Industrial Temperature





#### Pin Configurations



#### **Pin Summary**

Name	Pin Number	Description
32XOUT	1	32.768-kHz crystal feedback.
32K	2	32.768-kHz output (always active if V <sub>BATT</sub> is present).
CLKC	3	Configurable clock output C.
$V_{DD}$	4, 16	Voltage supply.
GND	5	Ground.
XTALIN <sup>[1]</sup>	6	Reference crystal input or external reference clock input.
XTALOUT <sup>[1, 2]</sup>	7	Reference crystal feedback.
XBUF	8	Buffered reference clock output.
CLKD	9	Configurable clock output D.
CPUCLK	10	CPU frequency clock output.
CLKB	11	Configurable clock output B.
CLKA	12	Configurable clock output A.
CLKF	13	Configurable clock output F.
S0	14	CPU clock select input, bit 0.
S1	15	CPU clock select input, bit 1.
S2/SUSPEND	17	CPU clock select input, bit 2. Optionally enables suspend feature when LOW. <sup>[3]</sup>
SHUTDOWN/OE	18	Places outputs in three-state <sup>[4]</sup> condition and shuts down chip when LOW. Optionally, only places outputs in three-state <sup>[4]</sup> condition and does not shut down chip when LOW.
V <sub>BATT</sub>	19	Battery supply for 32.768-kHz circuit.
32XIN	20	32.768-kHz crystal input.

#### Operation

The CY2291 is a third-generation family of clock generators. The CY2291 is upwardly compatible with the industry standard ICD2023 and ICD2028 and continues their tradition by providing a high level of customizable features to meet the diverse clock generation needs of modern motherboards and other synchronous systems.

All parts provide a highly configurable set of clocks for PC motherboard applications. Each of the four configurable clock outputs (CLKA–CLKD) can be assigned 1 of 30 frequencies in any combination. Multiple outputs configured for the same or

related<sup>[3]</sup> frequencies will have low ( $\leq$ 500 ps) skew, in effect providing on-chip buffering for heavily loaded signals.

The CY2291 can be configured for either 5V or 3.3V operation. The internal ROM tables use EPROM technology, allowing full customization of output frequencies. The reference oscillator has been designed for 10-MHz to 25-MHz crystals, providing additional flexibility. No external components are required with this crystal. Alternatively, an external reference clock of frequency between 1 MHz and 30 MHz can be used. Customers using the 32-kHz oscillator should connect a  $10\text{-}M\Omega$  resistor in parallel with the 32-kHz crystal.

#### Notes:

- 1. For best accuracy, use a parallel-resonant crystal,  $C_{LOAD} \approx 17$  pF or 18 pF.
- 2. Float XTALOUT pin if XTALIN is driven by reference clock (as opposed to crystal).
- 3. Please refer to application note "Understanding the CY2291, CY2292 and CY2295" for more information.
- 4. The CY2291 has weak pull-downs on all outputs (except 32K). Hence, when a three-state condition is forced on the outputs, the output pins are pulled LOW.



#### **Output Configuration**

The CY2291 has five independent frequency sources on-chip. These are the 32-kHz oscillator, the reference oscillator, and three Phase-Locked Loops (PLLs). Each PLL has a specific function. The System PLL (SPLL) drives the CLKF output and provides fixed output frequencies on the configurable outputs. The SPLL offers the most output frequency divider options. The CPU PLL (CPLL) is controlled by the select inputs (S0–S2) to provide eight user-selectable frequencies with smooth slewing between frequencies. The Utility PLL (UPLL) provides the most accurate clock. It is often used for miscellaneous frequencies not provided by the other frequency sources.

All configurations are EPROM programmable, providing short sample and production lead times. Please refer to the application note "Understanding the CY2291, CY2292, and CY2295" for information on configuring the part.

#### **Power Saving Features**

The  $\overline{SHUTDOWN}/OE$  input three-states the outputs when pulled LOW (the 32-kHz clock output is not affected). If system shutdown is enabled, a LOW on this pin also shuts off the PLLs, counters, the reference oscillator, and all other active components. The resulting current on the V\_DD pins will be less than 50  $\mu$ A (for Commercial Temp. or 100  $\mu$ A for Industrial Temp.) plus 15  $\mu$ A max. for the 32-kHz subsystem and is typically 10  $\mu$ A. After leaving shutdown mode, the PLLs will have to re-lock. All outputs except 32K have a weak pull-down so that the outputs do not float when three-stated. [4]

The S2/SUSPEND input can be configured to shut down a customizable set of outputs and/or PLLs, when LOW. All PLLs and any of the outputs except 32K can be shut off in nearly any combination. The only limitation is that if a PLL is shut off, all outputs derived from it must also be shut off. Suspending a PLL shuts off all associated logic, while suspending an output simply forces a three-state condition. [3]

The CPUCLK can slew (transition) smoothly between 8 MHz and the maximum output frequency (100 MHz at 5V/80 MHz at 3.3V for Commercial Temp. parts or 90 MHz at 5V/66.6 MHz at 3.3V for Industrial Temp. and for field-programmed parts). This feature is extremely useful in "Green" PC and laptop applications, where reducing the frequency of operation can result in considerable power savings. This feature meets all 486 and Pentium® processor slewing requirements.

#### CyClocks Software

CyClocks™ is an easy-to-use application that allows you to configure any one of the EPROM programmable clocks offered by Cypress. You may specify the input frequency, PLL and output frequencies, and different functional options. Please note the output frequency ranges in this data sheet when specifying them in CyClocks to ensure that you stay within the limits. CyClocks also has a power calculation feature that allows you to see the power consumption of your specific configuration. You can download a copy of CyClocks for free on Cypress's web site at www.cypress.com.

#### **Cypress FTG Programmer**

The Cypress Frequency Timing Generator (FTG) Programmers is a portable programmer designed to custom program our family of EPROM Field Programmable Clock Devices. The FTG programmers connect to a PC serial port and allow users of CyClocks software to quickly and easily program any of the CY2291F, CY2292F, CY2071AF, and CY2907F devices. The ordering code for the Cypress FTG Programmer is CY3670.

#### **Custom Configuration Request Procedure**

The CY229x are EPROM-programmable devices that may be configured in the factory or in the field by a Cypress Field Application Engineer (FAE). The output frequencies requested will be matched as closely as the internal PLL divider and multiplier options allow. All custom requests must be submitted to your local Cypress FAE or sales representative. The method to use to request custom configurations is:

Use CyClocks<sup>™</sup> software. This software automatically calculates the output frequencies that can be generated by the CY229x devices and provides a print-out of final pinout which can be submitted (in electronic or print format) to your local FAE or sales representative. The CyClocks software is available free of charge from the Cypress web site (http://www.cypress.com) or from your local sales representative.

Once the custom request has been processed you will receive a part number with a 3-digit extension (e.g., CY2292SC-128) specific to the frequencies and pinout of your device. This will be the part number used for samples requests and production orders



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage ...... -0.5V to + 7.0V DC Input Voltage......-0.5V to + 7.0V

Storage Temperature	–65°C to +150°C
Max. Soldering Temperature (10 sec)	260°C
Junction Temperature	150°C
Package Power Dissipation	750 mW
Static Discharge Voltage	≥ 2000 \
(per MIL-STD-883, Method 3015)	

# Operating Conditions<sup>[5]</sup>

Parameter	Description	Part Numbers	Min.	Max.	Unit
$V_{DD}$	Supply Voltage, 5.0V operation	All	4.5	5.5	V
$V_{DD}$	Supply Voltage, 3.3V operation	All	3.0	3.6	V
$V_{BATT}$	Battery Backup Voltage	All	2.0	5.5	V
T <sub>A</sub>	Commercial Operating Temperature, Ambient	CY2291/CY2291F	0	+70	°C
	Industrial Operating Temperature, Ambient	CY2291I/CY2291FI	-40	5.5 3.6 5.5	°C
C <sub>LOAD</sub>	Max. Load Capacitance 5.0V Operation	All		25	pF
C <sub>LOAD</sub>	Max. Load Capacitance 3.3V Operation	All		15	pF
f <sub>REF</sub>	External Reference Crystal	All	10.0	25.0	MHz
	External Reference Clock <sup>[6, 7, 8]</sup>	All	1	3.6 5.5 +70 +85 25 15 25.0 30	MHz
t <sub>PU</sub>	Power-up time for all VDDs to reach minimum s ramps must be monotonic)	pecified voltage (power	0.05	50	ms

## **Electrical Characteristics, Commercial 5.0V**

Parameter	Description	Condi	tions	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	HIGH-Level Output Voltage	I <sub>OH</sub> = 4.0 mA		2.4			V
V <sub>OL</sub>	LOW-Level Output Voltage	I <sub>OL</sub> = 4.0 mA				0.4	V
V <sub>OH-32</sub>	32.768-kHz HIGH-Level Output Voltage	I <sub>OH</sub> = 0.5 mA	I <sub>OH</sub> = 0.5 mA				V
V <sub>OL-32</sub>	32.768-kHz LOW-Level Output Voltage	I <sub>OL</sub> = 0.5 mA				0.4	V
V <sub>IH</sub>	HIGH-Level Input Voltage <sup>[9]</sup>	Except crystal pins	Except crystal pins				V
V <sub>IL</sub>	LOW-Level Input Voltage <sup>[9]</sup>	Except crystal pins	Except crystal pins			0.8	V
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD} - 0.5V$			<1	10	μА
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = +0.5V			<1	10	μА
l <sub>OZ</sub>	Output Leakage Current	Three-state outputs				250	μА
I <sub>DD</sub>	V <sub>DD</sub> Supply Current Commercial <sup>[10]</sup>	V <sub>DD</sub> = V <sub>DD</sub> Max., 5V operation			75	100	mA
I <sub>DDS</sub>	V <sub>DD</sub> Power Supply Current in Shutdown Mode <sup>[10]</sup>	Shutdown active, excluding V <sub>BATT</sub>	CY2291/CY2291F		10	50	μА
I <sub>BATT</sub>	V <sub>BATT</sub> Power Supply Current	V <sub>BATT</sub> = 3.0V			5	15	μА

- 5. Electrical parameters are guaranteed by design with these operating conditions, unless otherwise noted.
- 6. External input reference clock must have a duty cycle between 40% and 60%, measured at V<sub>DD</sub>/2.
   7. Please refer to application note "Crystal Oscillator Topics" for information on AC-coupling the external input reference clock.
- 8. The oscillator circuit is optimized for a crystal reference and for external reference clocks up to 20 MHz. For external reference clocks above 20 MHz, it is recommended that a  $150\Omega$  pull-up resistor to  $V_{DD}$  be connected to the Xout pin.
- 9. Xtal inputs have CMOS thresholds.
- 10. Load = Max., V<sub>IN</sub> = 0V or V<sub>DD</sub>, Typical (–104) configuration, CPUCLK = 66 MHz. Other configurations will vary. Power can be approximated by the following formula (multiply by 0.65 for 3V operation): I<sub>DD</sub>=10+0.06•(F<sub>CPLL</sub>+F<sub>UPLL</sub>+2•F<sub>SPLL</sub>)+0.27•(F<sub>CLKA</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F<sub>CLKC</sub>+F



# **Electrical Characteristics, Commercial 3.3V**

Parameter	Description	Condi	tions	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	HIGH-Level Output Voltage	I <sub>OH</sub> = 4.0 mA		2.4			V
V <sub>OL</sub>	LOW-Level Output Voltage	$I_{OL} = 4.0 \text{ mA}$				0.4	V
V <sub>OH-32</sub>	32.768-kHz HIGH-Level Output Voltage	I <sub>OH</sub> = 0.5 mA		V <sub>BATT</sub> 0.5			V
V <sub>OL-32</sub>	32.768-kHz LOW-Level Output Voltage	I <sub>OL</sub> = 0.5 mA				0.4	V
V <sub>IH</sub>	HIGH-Level Input Voltage <sup>[9]</sup>	Except crystal pins	Except crystal pins				V
V <sub>IL</sub>	LOW-Level Input Voltage <sup>[9]</sup>	Except crystal pins	Except crystal pins			0.8	V
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD} - 0.5V$			<1	10	μΑ
I <sub>IL</sub>	Input LOW Current	$V_{IN} = +0.5V$			<1	10	μΑ
I <sub>OZ</sub>	Output Leakage Current	Three-state outputs				250	μА
I <sub>DD</sub>	V <sub>DD</sub> Supply Current <sup>[10]</sup> Commercial	V <sub>DD</sub> = V <sub>DD</sub> Max., 3.3V operation			50	65	mA
I <sub>DDS</sub>	V <sub>DD</sub> Power Supply Current in Shutdown Mode <sup>[10]</sup>	Shutdown active, excluding V <sub>BATT</sub>	CY2291/CY2291F		10	50	μА
I <sub>BATT</sub>	V <sub>BATT</sub> Power Supply Current	V <sub>BATT</sub> = 3.0V			5	15	μА

# **Electrical Characteristics, Industrial 5.0V**

Parameter	Description	Condition	ns	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	HIGH-Level Output Voltage	I <sub>OH</sub> = 4.0 mA	I <sub>OH</sub> = 4.0 mA				V
V <sub>OL</sub>	LOW-Level Output Voltage	$I_{OL} = 4.0 \text{ mA}$				0.4	V
V <sub>OH-32</sub>	32.768-kHz HIGH-Level Output Voltage	I <sub>OH</sub> = 0.5 mA	$_{OH}$ = 0.5 mA $_{OL}$ = 0.5 mA				V
V <sub>OL-32</sub>	32.768-kHz LOW-Level Output Voltage	-				0.4	V
V <sub>IH</sub>	HIGH-Level Input Voltage <sup>[9]</sup>	Except crystal pins		2.0			V
V <sub>IL</sub>	LOW-Level Input Voltage <sup>[9]</sup>	Except crystal pins				0.8	V
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD} - 0.5V$			< 1	10	μА
I <sub>IL</sub>	Input LOW Current	$V_{IN} = +0.5V$			< 1	10	μА
l <sub>oz</sub>	Output Leakage Current	Three-state outputs				250	μΑ
I <sub>DD</sub>	V <sub>DD</sub> Supply Current <sup>[10]</sup> Industrial	$V_{DD} = V_{DD}$ Max., 5V operation			75	110	mA
I <sub>DDS</sub>	V <sub>DD</sub> Power Supply Current in Shutdown Mode <sup>[10]</sup>	Shutdown active, CY excluding V <sub>BATT</sub>	/2291I/CY2291FI		10	100	μΑ
I <sub>BATT</sub>	V <sub>BATT</sub> Power Supply Current	$V_{BATT} = 3.0V$			5	15	μА

# **Electrical Characteristics, Industrial 3.3V**

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	HIGH-Level Output Voltage	I <sub>OH</sub> = 4.0 mA	2.4			V
$V_{OL}$	LOW-Level Output Voltage	I <sub>OL</sub> = 4.0 mA			0.4	V
V <sub>OH-32</sub>	32.768-kHz HIGH-Level Output Voltage	I <sub>OH</sub> = 0.5 mA	V <sub>BATT</sub> 0.5			V
V <sub>OL-32</sub>	32.768-kHz LOW-Level Output Voltage	I <sub>OL</sub> = 0.5 mA			0.4	V
$V_{IH}$	HIGH-Level Input Voltage <sup>[9]</sup>	Except crystal pins	2.0			V
$V_{IL}$	LOW-Level Input Voltage <sup>[9]</sup>	Except crystal pins			0.8	V
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD} - 0.5V$		< 1	10	μА



# **Electrical Characteristics, Industrial 3.3V** (continued)

Parameter	Description	Conditions		Min.	Тур.	Max.	Unit
I <sub>IL</sub>	Input LOW Current	$V_{IN} = +0.5V$			< 1	10	μА
l <sub>OZ</sub>	Output Leakage Current	Three-state outputs				250	μА
I <sub>DD</sub>	V <sub>DD</sub> Supply Current <sup>[10]</sup> Industrial	$V_{DD} = V_{DD} \text{ max., 3.3}$	V operation		50	70	mA
I <sub>DDS</sub>	V <sub>DD</sub> Power Supply Current in Shutdown Mode <sup>[10]</sup>	Shutdown active, excluding V <sub>BATT</sub>	CY2291I/CY2291FI		10	100	μА
I <sub>BATT</sub>	V <sub>BATT</sub> Power Supply Current	V <sub>BATT</sub> = 3.0V			5	15	μА

# **Switching Characteristics, Commercial 5.0V**

Parameter	Name	Descr	iption	Min.	Тур.	Max.	Unit
t <sub>1</sub>	Output Period	Clock output range, 5V operation	CY2291	10 (100 MHz)		13000 (76.923 kHz)	ns
			CY2291F	11.1 (90 MHz)		13000 (76.923 kHz)	ns
	Output Duty Cycle <sup>[11]</sup>	Duty cycle for outputs, de f <sub>OUT</sub> ≥ 66 MHZ	efined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup>	40%	50%	60%	
		Duty cycle for outputs, de f <sub>OUT</sub> < 66 MHZ	efined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup>	45%	50%	55%	
t <sub>3</sub>	Rise Time	Output clock rise time <sup>[13]</sup>			3	5	ns
t <sub>4</sub>	Fall Time	Output clock fall time <sup>[13]</sup>			2.5	4	ns
t <sub>5</sub>	Output Disable Time	Time for output to enter t SHUTDOWN/OE goes L	hree-state mode after OW		10	15	ns
t <sub>6</sub>	Output Enable Time	Time for output to leave SHUTDOWN/OE goes H			10	15	ns
t <sub>7</sub>	Skew	Skew delay between any outputs <sup>[3, 12, 15]</sup>	/ identical or related		< 0.25	0.5	ns
t <sub>8</sub>	CPUCLK Slew	Frequency transition rate	)	1.0		20.0	MHz/ ms
t <sub>9A</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitte of clock period (f <sub>OUT</sub> ≤ 4	ı		< 0.5	1	%
t <sub>9B</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitte (4 MHz ≤ f <sub>OUT</sub> ≤ 16 MHz			< 0.7	1	ns
t <sub>9C</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitte (16 MHz < f <sub>OUT</sub> ≤ 50 MH			< 400	500	ps
t <sub>9D</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitte (f <sub>OUT</sub> > 50 MHz)	r		< 250	350	ps
t <sub>10A</sub>	Lock Time for CPLL	Lock Time from Power-U	Lock Time from Power-Up			50	ms
t <sub>10B</sub>	Lock Time for UPLL and SPLL	Lock Time from Power-U	Jp .		< 0.25	1	ms
	Slew Limits	CPU PLL Slew Limits	CY2291	8		100	MHz
			CY2291F	8		90	MHz

Document #: 38-07189 Rev. \*B

Notes:
11. XBUF duty cycle depends on XTALIN duty cycle.

<sup>12.</sup> Measured at 1.4V.

<sup>13.</sup> Measured between 0.4V and 2.4V.

<sup>14.</sup> Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit. For more information on jitter, please refer to the application note: "Jitter in PLL-Based Systems."15. CLKF is not guaranteed to be in phase with CLKA-D, even if it is referenced off the same PLL.



# **Switching Characteristics, Commercial 3.3V**

Parameter	Name	Descrip	tion	Min.	Тур.	Max.	Unit
t <sub>1</sub>	Output Period	Clock output range, 3.3V operation	CY2291	12.5 (80 MHz)		13000 (76.923 kHz)	ns
			CY2291F	15 (66.6 MHz)		13000 (76.923 kHz)	ns
	Output Duty Cycle <sup>[11]</sup>	Duty cycle for outputs, def f <sub>OUT</sub> ≥ 66 MHZ	fined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup>	40%	50%	60%	
		Duty cycle for outputs, def f <sub>OUT</sub> < 66 MHZ	fined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup>	45%	50%	55%	
t <sub>3</sub>	Rise Time	Output clock rise time <sup>[13]</sup>			3	5	ns
t <sub>4</sub>	Fall Time	Output clock fall time <sup>[13]</sup>			2.5	4	ns
t <sub>5</sub>	Output Disable Time		Time for output to enter three-state mode after SHUTDOWN/OE goes LOW			15	ns
t <sub>6</sub>	Output Enable Time	Time for output to leave the SHUTDOWN/OE goes HI		10	15	ns	
t <sub>7</sub>	Skew	Skew delay between any outputs <sup>[3, 12, 15]</sup>	Skew delay between any identical or related butputs <sup>[3, 12, 15]</sup>		< 0.25	0.5	ns
t <sub>8</sub>	CPUCLK Slew	Frequency transition rate		1.0		20.0	MHz/ ms
t <sub>9A</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter min.),% of clock period (f <sub>C</sub>	(t <sub>9A</sub> Max. – t <sub>9A</sub> <sub>DUT</sub> <u>&lt;</u> 4 MHz)		<0.5	1	%
t <sub>9B</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (4 MHz ≤ f <sub>OUT</sub> ≤ 16 MHz)	(t <sub>9B</sub> Max. – t <sub>9B</sub> min.)		<0.7	1	ns
t <sub>9C</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (16 MHz < f <sub>OUT</sub> ≤ 50 MHz	)		<400	500	ps
t <sub>9D</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (f <sub>OUT</sub> > 50 MHz)			<250	350	ps
t <sub>10A</sub>	Lock Time for CPLL	Lock Time from Power-Up			<25	50	ms
t <sub>10B</sub>	Lock Time for UPLL and SPLL	Lock Time from Power-Up	)		<0.25	1	ms
	Slew Limits	CPU PLL Slew Limits	CY2291	8		80	MHz
			CY2291F	8		66.6	MHz

# **Switching Characteristics, Industrial 5.0V**

Parameter	Name	Desci	ription	Min.	Тур.	Max.	Unit
t <sub>1</sub>	Output Period	Clock output range, 5V operation	CY2291I	11.1 (90 MHz)		13000 (76.923 kHz)	ns
			CY2291FI	12.5 (80 MHz)		13000 (76.923 kHz)	ns
	Output Duty Cycle <sup>[11]</sup>	Duty cycle for outputs, fout ≥ 66 MHZ	defined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup>	40%	50%	60%	
		Duty cycle for outputs, of OUT < 66 MHZ	defined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup>	45%	50%	55%	
t <sub>3</sub>	Rise Time	Output clock rise time <sup>[1]</sup>	3]		3	5	ns
t <sub>4</sub>	Fall Time	Output clock fall time <sup>[13]</sup>	3]		2.5	4	ns
t <sub>5</sub>	Output Disable Time	Time for output to enter SHUTDOWN/OE goes	three-state mode after LOW		10	15	ns
t <sub>6</sub>	Output Enable Time	Time for output to leave SHUTDOWN/OE goes	e three-state mode after HIGH		10	15	ns



# Switching Characteristics, Industrial 5.0V (continued)

Parameter	Name	Description		Min.	Тур.	Max.	Unit
t <sub>7</sub>	Skew	Skew delay between any i outputs <sup>[3, 12, 15]</sup>		< 0.25	0.5	ns	
t <sub>8</sub>	CPUCLK Slew	Frequency transition rate	1.0		20.0	MHz/ ms	
t <sub>9A</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( of clock period ( $f_{OUT} \le 4 \text{ N}$		<0.5	1	%	
t <sub>9B</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( MHz $\leq$ f <sub>OUT</sub> $\leq$ 16 MHz)		<0.7	1	ns	
t <sub>9C</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (16 MHz < f <sub>OUT</sub> ≤ 50 MHz		<400	500	ps	
t <sub>9D</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (f <sub>OUT</sub> > 50 MHz)		<250	350	ps	
t <sub>10A</sub>	Lock Time for CPLL	Lock Time from Power-Up			<25	50	ms
t <sub>10B</sub>	Lock Time for UPLL and SPLL	Lock Time from Power-Up		<0.25	1	ms	
	Slew Limits	CPU PLL Slew Limits	CY2291I	8		90	MHz
			CY2291FI	8		80	MHz


# **Switching Characteristics, Industrial 3.3V**


Parameter Name		Descrip	Description Min.		Тур.	Max.	Unit
t <sub>1</sub>	Output Period	Clock output range, 3.3V operation	CY2291I	15 (66.6 MHz)		13000 (76.923 kHz)	ns
			CY2291FI	16.66 (60 MHz)		13000 (76.923 kHz)	ns
	Output Duty Cycle <sup>[11]</sup>	Duty cycle for outputs, def $f_{OUT} \ge 66 \text{ MHZ}$	ined as t <sub>2</sub> ÷ t <sub>1</sub> [12]	40%	50%	60%	
		Duty cycle for outputs, def f <sub>OUT</sub> < 66 MHZ	ined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup>	45%	50%	55%	
t <sub>3</sub>	Rise Time	Output clock rise time <sup>[13]</sup>			3	5	ns
t <sub>4</sub>	Fall Time	Output clock fall time <sup>[13]</sup>			2.5	4	ns
t <sub>5</sub>	Output Disable Time	Time for output to enter th SHUTDOWN/OE goes LC			10	15	ns
t <sub>6</sub>	Output Enable Time	Time for output to leave the SHUTDOWN/OE goes HI		10	15	ns	
t <sub>7</sub>	Skew	Skew delay between any i outputs <sup>[3, 12, 15]</sup>		< 0.25	0.5	ns	
t <sub>8</sub>	CPUCLK Slew	Frequency transition rate	1.0		20.0	MHz/ ms	
t <sub>9A</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( $t_{9A}$ Max. – $t_{9A}$ min.),% of clock period ( $f_{OUT} \le 4$ MHz)			< 0.5	1	%
t <sub>9B</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( MHz ≤ f <sub>OUT</sub> ≤ 16 MHz)	(t <sub>9B</sub> Max. – t <sub>9B</sub> min.) (4		< 0.7	1	ns
t <sub>9C</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (16 MHz < f <sub>OUT</sub> ≤ 50 MHz)			< 400	500	ps
t <sub>9D</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (f <sub>OUT</sub> > 50 MHz)			< 250	350	ps
t <sub>10A</sub>	Lock Time for CPLL	Lock Time from Power-Up			< 25	50	ms
t <sub>10B</sub>	Lock Time for UPLL and SPLL	Lock Time from Power-Up		< 0.25	1	ms	
	Slew Limits	CPU PLL Slew Limits	CY2291I	8		66.6	MHz
		CY2291FI		8		60	MHz




# **Switching Waveforms**

# All Outputs, Duty Cycle and Rise/Fall Time





# **Test Circuit**





# **Ordering Information**

Ordering Code	Package Type	Operating Range	Operating Range		
CY2291SC-XXX	20-Pin SOIC	Commercial	5.0V		
CY2291SC-XXXT	20-Pin SOIC – Tape and Reel	Commercial	5.0V		
CY2291SL-XXX	20-Pin SOIC	Commercial	3.3V		
CY2291SL-XXXT	20-Pin SOIC – Tape and Reel	Commercial	3.3V		
CY2291F	20-Pin SOIC	Commercial	3.3V or 5.0V		
CY2291FT	20-Pin SOIC - Tape and Reel	Commercial	3.3V or 5.0V		
CY2291SI-XXX	20-Pin SOIC	Industrial	3.3V or 5.0V		
CY2291SI-XXXT	20-Pin SOIC - Tape and Reel	Industrial	3.3V or 5.0V		
CY2291FI	20-Pin SOIC	Industrial	3.3V or 5.0V		
CY2291FIT	20-Pin SOIC - Tape and Reel	Industrial	3.3V or 5.0V		
Lead-Free			•		
CY2291SXC-XXX	20-Pin SOIC	Commercial	5.0V		
CY2291SXC–XXXT 20-Pin SOIC – Tape and Reel		Commercial	5.0V		
CY2291SXL-XXX 20-Pin SOIC		Commercial	3.3V		
CY2291SXL-XXXT 20-Pin SOIC - Tape and Reel		Commercial	3.3V		
CY2291FX 20-Pin SOIC		Commercial	3.3V or 5.0V		
CY2291FXT 20-Pin SOIC – Tape and Reel		Commercial	3.3V or 5.0V		
CY2291SXI-XXX	Y2291SXI–XXX 20-Pin SOIC		3.3V or 5.0V		
CY2291SXI-XXXT	Y2291SXI–XXXT 20-Pin SOIC – Tape and Reel		3.3V or 5.0V		
CY2291FXI	91FXI 20-Pin SOIC		3.3V or 5.0V		
CY2291FXIT	20-Pin SOIC - Tape and Reel	Industrial	3.3V or 5.0V		


# **Package Characteristics**

Package	θ <sub>JA</sub> (C/W)	θ <sub>JC</sub> (C/W)	Transistor Count		
20-pin SOIC	125	25	9271		



## Package Diagram

#### 20-Lead (300-Mil) SOIC S5



Pentium is a registered trademark of Intel Corporation. CyClocks is a trademark of Cypress Semiconductor Corporation. All

product and company names mentioned in this document are trademarks of their respective holders.



# **Document History Page**

Document Title: CY2291 Three-PLL General Purpose EPROM Programmable Clock Generator Document Number: 38-07189				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	110321	10/28/01	SZV	Change from Spec number: 38-00410 to 38-07189
*A	121836	12/14/02	RBI	Power up requirements added to Operating Conditions Information
*B	276756	See ECN	RGL	Added Lead Free Devices