LMV242 Dual Output, Quad-Band GSM/GPRS Power Controller



# LMV242 Dual Output, Quad-Band GSM/GPRS Power Amplifier Controller

# General Description

The LMV242 is a power amplifier (PA) controller intended for use within an RF transmit power control loop in GSM/GPRS mobile phones. The LMV242 supports all single-supply PA's including InGaP, HBT and bipolar power amplifiers. The device operates with a single supply from 2.6V to 5.5V.

Included in the PA controller are an RF detector, a ramp filter and two selectable output drivers that function as error amplifiers for two different bands. The LMV242 input interface consists two analog and two digital inputs. The analog inputs are the RF input, Ramp voltage input. The digital inputs perform the function of "Band Select" and "Shutdown/ Transmit Enable" respectively. The "Band Select" function enables either of two outputs, namely OUT1 when BS = High, or output OUT2 when BS = Low. The output that is not enabled is pulled low to the minimum output voltage. The LMV242 is active in the case TX\_EN = High. When TX\_EN = Low the device is in a low power consumption shutdown mode. During shutdown both outputs will be pulled low to the minimum output voltage. Individual PA characteristics are accommodated by a user selectable external RC combination.


The LMV242 is offered in fully tested die form as well as in a 10-lead LLP package and is therefore especially suitable for small footprint PA module solutions.

## **Features**

- Support of InGaP HBT, bipolar technology
- Quad-band operation
- Shutdown mode for power save in R<sub>x</sub> slot
- Integrated ramp filter
- 50 dB RF detector
- GPRS compliant
- External loop compensation option
- Accurate temperature compensation
- LLP package 3x3 mm and fully tested die sales

## **Applications**

- GSM/GPRS/TDMA/TD\_SCDMA mobile phone
- Pulse RF control
- Wireless LAN
- GSM/GPRS power amplifier module
- Transmit module



# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	
V <sub>DD</sub> - GND	6.5V Max
ESD Tolerance (Note 2)	
Human Body Model	2 kV
Machine Model	200V
Storage Temperature Range	–65°C to 150°C
Junction Temperature (Note 6)	150°C Max

Mounting Temperature	
Infrared or convection (20 sec)	235°C

# **Operating Ratings** (Note 1)

Supply Voltage	2.6V to 5.5V
Operating Temperature	
Range	-40°C to +85°C
V <sub>RAMP</sub> Voltage Range	0V to 2V
RF Frequency Range	450 MHz to 2 GHz

**2.6V Electrical Characteristics** Unless otherwise specified, all limits are guaranteed to  $T_J = 25^{\circ}C$ .  $V_{DD} = 2.6V$ . **Boldface** limits apply at temperature extremes (Note 4).

Symbol	Parameter	Condition	Min	Тур	Мах	Units	
I <sub>DD</sub>	Supply Current	$V_{OUT} = (V_{DD} - GND)/2$		6.9	9	mA	
					12	2	
		In Shutdown (TX_EN = 0V)		0.2	30	μA	
		$V_{OUT} = (V_{DD} - GND)/2$					
V <sub>HIGH</sub>	Logic Level to Enable Power	(Note 7)	1.8			V	
V <sub>LOW</sub>	Logic Level to Disable Power	(Note 7)			0.8	V	
T <sub>ON</sub>	Turn-on-Time from Shutdown			3.6	6	μs	
I <sub>EN</sub> , I <sub>BS</sub>	Current into TX_EN and BS Pin			0.03	5	μA	
RAMP Am	plifier	· ·					
V <sub>RD</sub>	V <sub>RAMP</sub> Deadband		155	206	265	mV	
1/R <sub>RAMP</sub>	Transconductance	(Note 8)	70	96	120	μA/V	
IOUT RAMP	Ramp Amplifier Output Current	V <sub>RAMP</sub> = 2V	100	162		μA	
RF Input	1	1		1		1	
P <sub>IN</sub>	RF Input Power Range (Note 5)	20 k $\Omega$ // 68 pF between		-50		dBm	
		V <sub>COMP1</sub> and V <sub>COMP2</sub>		0			
				-63		dBV	
				-13			
	Logarithmic Slope (Note 9)	@ 900 MHz, 20 kΩ // 68 pF		-1.74			
		between $V_{COMP1}$ and $V_{COMP2}$					
		@ 1800 MHz, 20 kΩ // 68 pF		-1.62			
		between $V_{COMP1}$ and $V_{COMP2}$				μA/dE	
		@ 1900 MHz, 20 kΩ // 68 pF		-1.60			
		between $V_{\rm COMP1}$ and $V_{\rm COMP2}$					
		@ 2000 MHz, 20 kΩ // 68 pF		-1.59			
		between $V_{COMP1}$ and $V_{COMP2}$					
	Logarithmic Intercept (Note 9)	@ 900 MHz, 20 kΩ // 68 pF		-50.4			
		between $V_{\rm COMP1}$ and $V_{\rm COMP2}$					
		@ 1800 MHz, 20 kΩ // 68 if		-52.3			
		between $V_{\rm COMP1}$ and $V_{\rm COMP2}$				dBm	
		@ 1900 MHz, 20 kΩ // 68 pF		-51.9		dBiii	
		between $V_{\text{COMP1}}$ and $V_{\text{COMP2}}$				1	
		@ 2000 MHz, 20 kΩ // 68 pF		-52.3			
		between $V_{COMP1}$ and $V_{COMP2}$					
R <sub>IN</sub>	DC Resistance	(Note 8)		55.7		Ω	
Error Amp	lifier			1			
GBW	Gain-Bandwidth Product	(Note 8)		5.1		MHz	

**2.6V Electrical Characteristics** Unless otherwise specified, all limits are guaranteed to  $T_J = 25^{\circ}C$ .  $V_{DD} = 2.6V$ . **Boldface** limits apply at temperature extremes (Note 4). (Continued)

Symbol	Parameter	Condition	Min	Тур	Max	Units	
Vo	Output Swing from Rail	From Positive Rail, Sourcing,		47	90		
		l <sub>o</sub> = 7 mA			115	m)/	
		From Negative Rail Sinking,		52	90	mV	
		$I_{O} = -7 \text{ mA}$			115		
I <sub>O</sub>	Output Short Circuit Current	Sourcing, $V_O = 2.4V$	10	29.5			
	(Note 3)	Sinking, V <sub>O.</sub> = 0.2V	10	27.1		mA	
e <sub>n</sub>	Output Referred Noise	$f_{MEASURE} = 10 \text{ KHz},$ RF Input = 1800 MHz, -10 dBm, 20 k $\Omega$ // 68 pF between V <sub>COMP1</sub> and V <sub>COMP2</sub> , V <sub>OUT</sub>		700		nV/ √Hz	
SR	Slew Rate	=1.4V, set by V <sub>RAMP</sub> , (Note 8)	2.1	4.4		V/µs	

# **5.0V Electrical Characteristics** Unless otherwise specified, all limits are guaranteed to $T_J = 25^{\circ}C$ . $V_{DD} = 5.0V$ . Boldface limits apply at temperature extremes (Note 4).

Symbol	Parameter	Condition	Min	Тур	Max	Units	
I <sub>DD</sub>	Supply Current	$V_{OUT} = (V_{DD} - GND)/2$		7.8	12	mA	
					15		
		In Shutdown (TX_EN = 0V)		0.4	30	μA	
		$V_{OUT} = (V_{DD} - GND)/2$					
V <sub>HIGH</sub>	Logic Level to Enable Power	(Note 7)	1.8			V	
V <sub>LOW</sub>	Logic Level to Disable Power	(Note 7)			0.8	V	
T <sub>ON</sub>	Turn-on-Time from Shutdown			1.5	6	μs	
I <sub>EN</sub> , I <sub>BS</sub>	Current into TX_EN and BS Pin			0.03	5	μA	
RAMP Am	plifier	1 <u> </u>					
V <sub>RD</sub>	V <sub>BAMP</sub> Deadband		155	206	265	mV	
1/R <sub>RAMP</sub>	Transconductance	(Note 8)	70	96	120	μA/V	
I <sub>OUT RAMP</sub>	Ramp Amplifier Output Current	V <sub>BAMP</sub> = 2V	100	168		μΑ	
RF Input				1			
P <sub>IN</sub>	RF Input Power Range	20 k $\Omega$ // 68 pF between		-50			
	(Note 5)	V <sub>COMP1</sub> and V <sub>COMP2</sub>		0		dBm	
				-63			
				-13		dBV	
	Logarithmic Slope	@ 900 MHz, 20 kΩ // 68 pF		-1.79			
	(Note 9)	between $V_{COMP1}$ and $V_{COMP2}$					
		@ 1800 MHz, 20 kΩ // 68 pF		-1.69		1	
		between $V_{COMP1}$ and $V_{COMP2}$					
		@ 1900 MHz, 20 kΩ // 68 pF		-1.67		µA/dB	
		between $V_{\rm COMP1}$ and $V_{\rm COMP2}$					
		@ 2000 MHz, 20 kΩ // 68 pF		-1.65			
		between $V_{\rm COMP1}$ and $V_{\rm COMP2}$					
	Logarithmic Intercept	@ 900 MHz, 20 kΩ // 68 pF		-50.2			
	(Note 9)	between $V_{\rm COMP1}$ and $V_{\rm COMP2}$					
		@ 1800 MHz, 20 kΩ // 68 pF		-52.5			
		between $V_{\text{COMP1}}$ and $V_{\text{COMP2}}$				- dBm	
		@ 1900 MHz, 20 kΩ // 68 pF		-52.5			
		between $V_{\text{COMP1}}$ and $V_{\text{COMP2}}$					
		@ 2000 MHz, 20 kΩ // 68 pF		-52.9			
		between $V_{\rm COMP1}$ and $V_{\rm COMP2}$					
R <sub>IN</sub>	DC Resistance	(Note 8)		55.7		Ω	

**5.0V Electrical Characteristics** Unless otherwise specified, all limits are guaranteed to  $T_J = 25^{\circ}C$ .  $V_{DD} = 5.0V$ . **Boldface** limits apply at temperature extremes (Note 4). (Continued)

Symbol	Parameter	Condition	Min	Тур	Max	Units	
Error Amp	blifier						
GBW	Gain-Bandwidth Product	(Note 8)		5.7		MHz	
Vo	Output Swing from Rail	From Positive Rail, Sourcing,		31	80		
		l <sub>o</sub> = 7 mA			105	mV	
		From Negative Rail Sinking,		35	80		
		$I_{O} = -7 \text{ mA}$			105		
lo	Output Short Circuit Current	Sourcing, $V_O = 4.8V$	15	31.5		- mA	
	(Note 3)	Sinking, $V_O = 0.2V$	15	31.5			
e <sub>n</sub>	Output Referred Noise			770		nV/ √Hz	
SR	Slew Rate		2.5	4.9		V/µs	

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. **Note 2:** Human body model:  $1.5 \text{ k}\Omega$  in series with 100 pF.

Note 3: The output is not short circuit protected internally. External protection is necessary to prevent overheating and destruction or adverse reliability.

**Note 4:** Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . **Note 5:** Power in dBV = dBm + 13 when the impedance is 50 $\Omega$ .


Note 6: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

Note 7: All limits are guaranteed by design or statistical analysis.


Note 8: Typical values represent the most likely parametric norm.

Note 9: Slope and intercept are calculated from graphs "VOUT vs. RF input power" where the current is obtained by division of the voltage by 20 kΩ.

# **Connection Diagrams**







Top View

# **Bond Pad mechanical Dimensions**

		X/Y Co	ordinates	Pad	Size
Signal Name	Pad Number	X	Y	X	Y
Out 1	1	-281	617	92	92
Out 2	2	-281	490	92	92
Comp2	3	-281	363	92	92
V <sub>DD</sub>	4	-281	236	92	92
RF <sub>IN</sub>	5	-281	-617	92	92
V <sub>RAMP</sub>	6	281	-617	92	92
TX_EN	7	281	-360	92	92
BS	8	281	-118	92	92
Comp1	9	281	20	92	92
GND	10	281	187	92	92

Note: Dimensions of the bond pad coordinates are in µm Origin of the coordinates: center of the die Coordinates refer to the center of the bond pad

# **Pin Descriptions**

	Pin	Name	Description
Power Supply	4	V <sub>DD</sub>	Positive Supply Voltage
	10	GND	Power Ground
Digital Inputs	7	TX_EN	Schmitt-triggered logic input. A LOW shuts down the whole chip for battery saving purposes. A HIGH enables the chip.
	8	BS	Schmitt-triggered Band Select pin. When BS = H, channel 1 (OUT1) is selected, when BS = L, channel 2 (OUT2) is selected.
Analog Inputs	5	RF <sub>IN</sub>	RF Input connected to the Coupler output with optional attenuation to measure the Power Amplifier (PA) / Antenna RF power levels.
	6	V <sub>RAMP</sub>	Sets the RF output power level. The useful input voltage range is from 0.2V to 1.8V, although voltages from 0V to $V_{\text{DD}}$ are allowed.
Compensation	9	Comp1	Connects an external RC network between the Comp1 pin and the Comp2 pin for an overall loop compensation and to control the closed loop frequency response. Conventional loop stability techniques can be used in selecting this network, such as Bode plots. A good starting value for the RC combination will be C = 68 pF and R = $0\Omega$ .
	3	Comp2	Frequency compensation pin. The BS signal switches this pin either to OUT1 or to OUT2.
Output	1	Out1	This pin is connected to the PA of either channel 1 or
	2	Out2	channel 2.

Note: 1. All inputs and outputs are referenced to GND (pin 10).

2. For the digital inputs, a LOW is < 0.8V and a HIGH is > 1.8V.


3. RF power detection is performed internally in the LMV242 and only an RF power coupler with optional extra attenuation has to be used.

LMV242


# **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing
10-Pin LLP	LMV242LD	0401 D	1k Units Tape and Reel	LDA10A
	LMV242LDX	242LD	4.5k Units tape and Reel	
Tested and Wafer	LMV242MDA	No Mark	300 Units Waffle Pack	DA0620035
Form	LMV242MWA	No Mark	25 Wafer/Vial	W008

# Block Diagram





20079504






# **Typical Performance Characteristics** Unless otherwise specified, $V_{DD} = +2.6V$ , $T_{J} = 25^{\circ}C$ . (Continued)









20079518




Logarithmic Intercept vs. Frequency -49.5 -50.0  $\widehat{\underline{g}}$  -50.5



Gain and Phase vs. Frequency




 $P_{IN}$  vs.  $V_{RAMP}$ 




## Typical Performance Characteristics Unless otherwise specified, V<sub>DD</sub> = +2.6V, T<sub>J</sub> = 25°C. (Continued)


Sourcing Current vs. Output Voltage




**Output Voltage vs. Sourcing Current** 




Closed Loop  $\mathrm{P}_{\mathrm{OUT}}$  (PA) vs.  $\mathrm{V}_{\mathrm{RAMP}}$  @ GSM 900 MHz Band




Sinking Current vs. Output Voltage





Closed Loop  $\mathrm{P}_{\mathrm{OUT}}$  (PA) vs.  $\mathrm{V}_{\mathrm{RAMP}}$  @ DCS 1800 MHz Band




LMV242




# **Typical Performance Characteristics** Unless otherwise specified, $V_{DD}$ = +2.6V, $T_{J}$ = 25°C. (Continued)


20079524

# Closed Loop $\rm P_{OUT}$ (PA) vs. $\rm V_{RAMP}$ @ PCS 1900 MHz Band






Closed Loop PCS-1900 MHz Band



Closed Loop DCS-1800 MHz Band



Closed Loop GSM- 900 MHz Band

# **Application Section**

#### POWER CONTROL PRINCIPLES

The LMV242 is a member of the power loop controller family of National Semiconductor, for quad-band TDMA/GSM solutions. The typical application diagram demonstrates a basic approach for implementing the quad-band solution around an RF Power Amplifier (PA). The LMV242 contains a 50 dB Logamp detector and interfaces directly with the directional coupler.

The LMV242 Base Band (control-) interface consists of 3 signals: TX\_EN to enable the device, BS to select either output 1 or output 2 and  $V_{RAMP}$  to set the RF output power to the specified level. The LMV242 gives maximum flexibility to meet GSM frequency- and time mask criteria for many different single supply Power Amplifier types like HBT or Mes-FET in GaAs, SiGe or Si technology. This is accomplished by the programmable Ramp characteristic from the Base Band and the TX\_EN signal along with the external compensation capacitor.

### POWER AMPLIFIER CONTROLLED LOOP


This section gives a general overview and understanding of how a typical Power Amplifier control loop works and how to solve the most common problems confronted in the design.

### **General Overview**

The key benefit of a PA control loop circuit is its immunity to changes in the PA gain control function. When a PA controller is used, the relationship between gain and gain control

#### Typical PA Closed Loop Control Setup

A typical setup of PA control loop is depicted in *Figure 1*. Beginning at the output of the Power Amplifier (PA), this signal is fed, usually via a directional coupler, to a detector. The error between the detector output current  $I_{DET}$  and the ramp current  $I_{RAMP}$ , representing the selected power setting, drives the inverting input of an op amp, configured as an integrator. A reference voltage drives the non-inverting input of the op amp. Finally the output of the integrator op amp drives the gain control input of the power amplifier, which sets the output power. The loop is stabilized when  $I_{DET}$  is equal to  $I_{RAMP}$ . Lets examine how this circuit works in detail.



## Application Section (Continued)

We will assume initially that the output of the PA is at some low level and that the V<sub>RAMP</sub> voltage is at 1V. The V/I converter converts the  $V_{\mathsf{RAMP}}$  voltage to a sinking current I<sub>RAMP</sub>. This current can only come from the integrator capacitor C. Current flow from this direction increases the output voltage of the integrator. The output voltage, which drives the  $V_{APC}$  of the PA, increases the gain (we assume that the PA's gain control input has a positive sense, that is, increasing voltage increases gain). The gain will increase, thereby increasing the amplifier's output level until the detector output current equals the ramp current IRAMP. At that point, the current through the capacitor will decrease to zero and the integrator output will be held constant, thereby settling the loop. If capacitor charge is lost over time, output voltage will decrease. However, this leakage will guickly be corrected by additional current from the detector. The loop stabilizes to I<sub>DET</sub> = I<sub>RAMP</sub> thereby creating a direct relation between the  $V_{\ensuremath{\mathsf{RAMP}}}$  set voltage and the PA output power, independent of the PA's  $V_{APC}$ -P<sub>OUT</sub> characteristics.

#### Power Control Over Wide Dynamic Range

The circuit as described so far, has been designed to produce a temperature independent output power level. If the detector has a high dynamic range, the circuit can precisely set PA output levels over a wide power range. To set a PA output power level, the reference voltage,  $V_{RAMP}$ , is varied. To estimate the response of  $P_{OUT}$  vs.  $V_{RAMP}$ ,  $P_{IN}$  vs.  $V_{RAMP}$ of the LMV242 should be known ( $P_{OUT} = P_{IN}$  + attenuation as discussed is section 3).

The relation between  $\mathsf{P}_{\mathsf{IN}}$  and  $\mathsf{V}_{\mathsf{RAMP}}$  can be constructed out of 2 curves:

- I<sub>COMP</sub> vs, V<sub>RAMP</sub>
- V<sub>OUT</sub> vs. RF Input Power (detection curve)

 $I_{OUT}$  can be calculated by dividing the  $V_{OUT}$  of the detection curve by the feedback resistor used for measuring. With the knowledge that  $I_{COMP} = I_{OUT}$  in a closed loop the resulting function  $P_{IN}$  vs.  $V_{RAMP}$  is shown in *Figure 2*. Extra attenuation should be inserted between PA output and LMV242's  $P_{IN}$  to match their dynamic ranges.




FIGURE 2. PIN vs. VRAMP

Using a closed loop to control the PA has benefits over the use of a directly controlled PA. Non-linearity's and temperature variations present in the PA transfer function do not appear in the overall transfer function,  $P_{OUT}$  vs.  $V_{RAMP}$  The response of a typical closed loop is given in *Figure 3*. The shape of this curve is determined by the response of the controller's detector. Therefore the detector needs to be accurate, temperature stable and preferably linear in dB to achieve a accurately controlled output power. The only requirement for the control loop is that the gain control function of the PA has to be monotonic. With a linear in dB detector, the relation between  $V_{RAMP}$  and PA output power becomes linear in dB as well, which makes calibration of the system easy.




FIGURE 3. Closed Loop Response

The response time of the loop can be controlled by varying the RC time constant of the integrator. Setting this at a low level will result in fast output settling but can result in ringing in the output envelope. Setting the RC time constant to a high value will give the loop good stability but will increase settling time.

# ATTENUATION BETWEEN COUPLER AND LMV242 DETECTOR

*Figure 4* shows a practical RF power control loop realized by using the National's LMV242 with integrated RF detector. The RF signal from the PA passes through a directional coupler on its way to the antenna. Directional couplers are characterized by their coupling factor, which is in the 10 dB to 30 dB range, typical 20 dB. Because the coupled output must in its own right deliver some power (in this case to the detector), the coupling process takes some power from the main output. This manifests itself as insertion loss, the insertion loss being higher for lower coupling factors.

It is very important to choose the right attenuation between PA output and detector input to achieve power control over the full output power range of the PA. A typical value for the output power of the PA is +35.5 dBm for GSM and +30 dBm for PCS/DCS. In order to accommodate these levels into the LMV242 detection range the minimum required total attenuation is about 35 dBm (please refer to typical performance characteristics in the datasheet and *Figure 2*). A typical coupler factor is 20 dB. An extra attenuation of about 15 dB should be inserted.

## Application Section (Continued)

Extra attenuation Z between the coupler and the RF input of the LMV242 can be achieved by 2 resistors  $R_X$  and  $R_Y$  according to *Figure 3*, where

or

$$Z = 20 \text{ LOG } (R_{IN} / [R_{IN} + R_{Y}])$$

$$R_{Y} = R_{IN} \cdot \left( 10^{-\frac{z}{20}} -1 \right)$$

e.g.  $R_Y = 300\Omega$  results in an attenuation of 16.9 dB.

To prevent reflection back to the coupler the impedance seen by the coupler should be 50 $\Omega$  (R<sub>o</sub>). The impedance consists of R<sub>X</sub> in parallel with R<sub>Y</sub> + R<sub>IN</sub>. R<sub>X</sub> can be calculated with the formula:

$$R_{X} = [R_{O} * (R_{Y} + R_{IN})] / R_{Y}$$
$$R_{X} = 50 * [1 + (50 / R_{Y})]$$

e.g. with  $R_{Y}$  = 300Ω,  $R_{IN}$  = 50Ω  $\rightarrow$   $R_{X}$  = 58Ω.




FIGURE 4. Simplified PA Control Loop with Extra Attenuation

#### **BASEBAND CONTROL OF THE LMV242**

The LMV242 has 3 baseband-controlled inputs:

- V<sub>RAMP</sub> signal (Base band DAC ramp signal)
- TX\_EN is a digital signal (performs the function "Shutdown/Transmit Enable").
- Band Select (BS)

#### V<sub>RAMP</sub> Signal

The actual V<sub>RAMP</sub> input value sets the RF output power. By applying a certain mask shape to the "Ramp in" pin, the output voltage level of the LMV242 is adjusting the PA control voltage to get a power level (P<sub>OUT</sub>/dBm) out of the PA, which is proportional to the single ramp voltage steps. The recommended V<sub>RAMP</sub> voltage range for RF power control is 0.2V to 2.0V. The V<sub>RAMP</sub> input will tolerate voltages from 0V to V<sub>DD</sub> without malfunction or damage. The V<sub>RAMP</sub> input does not change the output level until the level reaches

about 206 mV, so offset voltages in the DAC or amplifier supplying the  $R_{AMP}$  signal will not cause excess RF signal output and increased power consumption.

LMV242

#### Transmit Enable

Power consumption requirements are supported by the TX\_EN function, which puts the entire chip into a power saving mode to enable maximum standby and talk time while ensuring the output does not glitch excessively during Power-up and Power-down. The device will be active in the case TX\_EN = High, or otherwise go to a low power consumption shutdown mode. During shutdown the output is pulled low to minimize the output voltage.

#### **Band Select**

The LMV242 is especially suitable for PA control loops with 2 PA's. The 2 outputs to steer the  $V_{APCS}$  of the PA's can be controlled with the band select pin. When the band select is LOW output2 is selected, while output1 is selected when band select is HIGH. The not-selected output is pulled low.

#### Analog Output

The output is driven by a rail-to-rail amplifier capable of both sourcing and sinking. Several curves are given in the "Typical performance characteristics"-section regarding the output. The output voltage vs. sourcing/sinking current curves show the typical voltage drop from the rail over temperature. The sourcing/sinking current vs. output voltage characteristics show the typical charging/discharging current, which the output is capable of delivering at a certain voltage. The output is free from glitches when enabled by TX\_EN. When TX\_EN is low, the selected output voltage is fixed or near GND.

#### FREQUENCY COMPENSATION

To compensate and prevent the closed loop arrangement from oscillations and overshoots at the output of the RF detector/error amplifier of the LMV242, the system can be adjusted by means of external RC components connected between Comp1 and Comp2. Exact values heavily depend on PA characteristics. A good starting point is R = 0 $\Omega$  and C = 68 pF. The vast combination of PA's and couplers available preclude a generalized formula for choosing these components. Additional frequency compensation of the closed loop system can be achieved by adding a resistor (and if needed an inductor) between the LMV242's output and the V<sub>APC</sub> input of the PA. Please contact National Semiconductor for additional support.

#### TIMING DIAGRAM


In order to meet the timemask specifications for GSM, a good timing between the control signals and the RF signal is essential. According to the specifications the PA's RF output power needs to ramp within 28 µsec with minimum overshoot. To achieve this, the output of the PA controller should ramp at the same time as the RF signal from the Base Band. The ramp signal sets the controllers output to the required value, where the loop needs a certain time to set this output. Therefore the ramp should be set high some time before the output has to be high. How much time depends on the setup and the PA used. If the controllers shutdown functionality is used, the shutdown should be set high about 6 µsec before the ramp is set high.



# Application Section (Continued)

The control loop can be configured by the following variables:


- Lead time  $V_{RAMP}$  vs. start GSM burst
- Ramp profile
- Loop compensation
- Lead time TX\_EN event vs. start GSM burst



20079531

FIGURE 5. Timing  $V_{\text{RAMP}}$  vs. RF Signal

#### 10-Pad Bare Die




# **Die / Wafer Characteristics**

#### **General Die Information**

Fabrication	Attributes	
Physical Die Identification	LMV242A	Bond Pad Opening Size (min)
Die Step	А	Bond Pad Metallization
Physical <i>I</i>	Attributes	Passivation
Wafer Diameter	200 mm	Back Side Metal
Die Size (Drawn)	889 µm x 1562 µm	Back Side Connection
	35.0 mils x 61.5 mils	
Thickness	216 µm Nominal	Note: Note: Actual die size is rounded to
Min Pitch	123 µm Nominal	

92 µm x 92µm
0.5% Copper_Bal.
Aluminum
VOM Nitride
Bare Back
Floating

to the nearest micron



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +44 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.