

## 1. Overview

This MCU is built using the high-performance silicon gate CMOS process using a R8C Tiny Series CPU core and is packaged in a 32-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, it is capable of executing instructions at high speed.

The data flash ROM (2 KB X 2 blocks) is embedded.

### 1.1 Applications

Electric household appliance, office equipment, housing equipment (sensor, security), general industrial equipment, audio, etc.

## 1.2 Performance Outline


Table 1.1. lists the performance outline of this MCU.

**Table 1.1 Performance outline**

Item		Performance
CPU	Number of basic instructions	89 instructions
	Shortest instruction execution time	62.5 ns ( $f(XIN) = 16$ MHz, VCC = 3.0 to 5.5 V) 100 ns ( $f(XIN) = 10$ MHz, VCC = 2.7 to 5.5 V)
	Operating mode	Single-chip
	Address space	1M bytes
	Memory capacity	See Table 1.2 "Product List"
Peripheral function	Interrupt	Internal: 9 factors, External: 5 factors, Software: 4 factors, Priority level: 7 levels
	Watchdog timer	15 bits x 1 (with prescaler) Reset start function selectable
	Timer	Timer X: 8 bits x 1 channel, Timer Y: 8 bits x 1 channel, Timer Z: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler) Timer C: 16 bits x 1 channel Input capture circuit
	Serial Interface	•1 channel Clock synchronous, UART •1 channel UART
	A/D converter	10-bit A/D converter: 1 circuit, 8 channels
	Clock generation circuit	2 circuits •Main clock generation circuit (Equipped with a built-in feedback resistor) •On-chip oscillator
	Oscillation stop detection function	Stop detection of main clock oscillation
	Port	Input/Output: 22 (including LED drive port), Input: 2 (LED drive I/O port: 8)
	Electrical characteristics	VCC = 3.0 to 5.5 V ( $f(XIN) = 16$ MHz) VCC = 2.7 to 5.5 V ( $f(XIN) = 10$ MHz)
Flash memory	Power supply voltage	Typ. 8mA (VCC = 5.0 V, ( $f(XIN) = 16$ MHz, High-speed mode)) Typ. 5mA (VCC = 3.0 V, ( $f(XIN) = 10$ MHz, High-speed mode)) Typ. 35μA (VCC = 3.0 V, Wait mode, Peripheral clock stops) Typ. 0.7μA (VCC = 3.0 V, Stop mode)
	Program/erase voltage	VCC = 2.7 to 5.5 V
	Number of program/erase	10,000 times (Data area) 1,000 times (Program area)
Operating ambient temperature		-20 to 85 °C -40 to 85 °C (D-version)
Package		32-pin plastic mold LQFP

### 1.3 Block Diagram

Figure 1.1. shows this MCU block diagram.



**Figure 1.1 Block Diagram**


## 1.4 Product Information

Table 1.2 lists the products.

**Table 1.2 Product List**

As of September 2004


Type No.	ROM capacity		RAM capacity	Package type	Remarks
	Program area	Data area			
R5F21122FP	8K bytes	2K bytes x 2	512 bytes	32P6U-A	Flash memory version  D version
R5F21123FP	12K bytes	2K bytes x 2	768 bytes	32P6U-A	
R5F21124FP	16K bytes	2K bytes x 2	1K bytes	32P6U-A	
R5F21122DFP	8K bytes	2K bytes x 2	512 bytes	32P6U-A	
R5F21123DFP	12K bytes	2K bytes x 2	768 bytes	32P6U-A	
R5F21124DFP	16K bytes	2K bytes x 2	1K bytes	32P6U-A	



**Figure 1.2 Type No., Memory Size, and Package**

## 1.5 Pin Configuration

Figure 1.3 shows the pin configuration (top view).



**Figure 1.3 Pin Configuration (Top View)**

## 1.6 Pin Description

Table 1.3 shows the pin description

**Table 1.3 Pin description**

Signal name	Pin name	I/O type	Function
Power supply input	Vcc, Vss	I	Apply 2.7 V to 5.5 V to the Vcc pin. Apply 0 V to the Vss pin.
IVcc	IVcc	O	This pin is to stabilize internal power supply. Connect this pin to Vss via a capacitor (0.1 µF). Do not connect to Vcc.
Analog power supply input	AVcc, AVss	I	These are power supply input pins for A/D converter. Connect the AVcc pin to Vcc. Connect the AVss pin to Vss.
Reset input	RESET	I	"L" on this input resets the MCU.
CNVss	CNVss	I	Connect this pin to Vss via a resistor.
MODE	MODE	I	Connect this pin to Vcc via a resistor.
Main clock input	XIN	I	These pins are provided for the main clock generating circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
Main clock output	XOUT	O	
INT interrupt input	INT0 to INT3	I	These are INT interrupt pins.
Key input interrupt	KI0 to KI3	I	These are key input interrupt pins.
Timer X	CNTR0	I/O	This is the timer X I/O pin.
	CNTR0	O	This is the timer X output pin.
Timer Y	CNTR1	I/O	This is the timer Y I/O pin.
Timer Z	TZOUT	O	This is the timer Z output pin.
Timer C	TCIN	I	This is the timer C input pin.
Serial interface	CLK0	I/O	This is a transfer clock I/O pin.
	RxD0, RxD1	I	These are serial data input pins.
	TxD0, TxD10, TxD11	O	These are serial data output pins.
Reference voltage input	VREF	I	This is a reference voltage input pin for A/D converter. Connect the VREF pin to Vcc.
A/D converter	AN0 to AN7	I	These are analog input pins for A/D converter.
I/O port	P00 to P07, P10 to P17, P30 to P33, P37, P45	I/O	These are 8-bit CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by program. P10 to P17 also function as LED drive ports.
Input port	P46, P47	I	These are input only pins.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.1 Central Processing Unit Register

### 2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

## 2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

## 2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

### 2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

### 2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

### 2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

### 2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

### 2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

### 2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

### 2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

### 3. Memory

Figure 3.1 is a memory map of this MCU. The address space extends the 1M bytes from address 0000016 to FFFFF16.

The internal ROM (program area) is allocated in a lower address direction beginning with address 0FFFF16. For example, a 16-Kbyte internal ROM is allocated to the addresses from 0C00016 to 0FFFF16.

The fixed interrupt vector table is allocated to the addresses from 0FFDC16 to 0FFFF16. Therefore, store the start address of each interrupt routine here.

The internal ROM (data area) is allocated to the addresses from 0200016 to 02FFF16.

The internal RAM is allocated in an upper address direction beginning with address 0040016. For example, a 1-Kbyte internal RAM is allocated to the addresses from 0040016 to 007FF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

Special function registers (SFR) are allocated to the addresses from 0000016 to 002FF16. Peripheral function control registers are located here. Of the SFR, any space which has no functions allocated is reserved for future use and cannot be used by users.




Figure 3.1 Memory Map

## 4. Special Function Register (SFR)

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.4 list the SFR information

**Table 4.1 SFR Information(1)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0000 <sub>16</sub>			
0001 <sub>16</sub>			
0002 <sub>16</sub>			
0003 <sub>16</sub>			
0004 <sub>16</sub>	Processor mode register 0	PM0	XXXX0X002
0005 <sub>16</sub>	Processor mode register 1	PM1	00XXX0X02
0006 <sub>16</sub>	System clock control register 0	CM0	011010002
0007 <sub>16</sub>	System clock control register 1	CM1	001000002
0008 <sub>16</sub>			
0009 <sub>16</sub>	Address match interrupt enable register	AIER	XXXXXX002
000A <sub>16</sub>	Protect register	PRCR	00XXX0002
000B <sub>16</sub>			
000C <sub>16</sub>	Oscillation stop detection register	OCD	000001002
000D <sub>16</sub>	Watchdog timer reset register	WDTR	XX16
000E <sub>16</sub>	Watchdog timer start register	WDTS	XX16
000F <sub>16</sub>	Watchdog timer control register	WDC	000XXXXX2
0010 <sub>16</sub>	Address match interrupt register 0	RMAD0	0016 0016 X016
0011 <sub>16</sub>			
0012 <sub>16</sub>			
0013 <sub>16</sub>			
0014 <sub>16</sub>	Address match interrupt register 1	RMAD1	0016 0016 X016
0015 <sub>16</sub>			
0016 <sub>16</sub>			
0017 <sub>16</sub>			
0018 <sub>16</sub>			
0019 <sub>16</sub>			
001A <sub>16</sub>			
001B <sub>16</sub>			
001C <sub>16</sub>			
001D <sub>16</sub>			
001E <sub>16</sub>	INT0 input filter select register	INT0F	XXXXX0002
001F <sub>16</sub>			
0020 <sub>16</sub>			
0021 <sub>16</sub>			
0022 <sub>16</sub>			
0023 <sub>16</sub>			
0024 <sub>16</sub>			
0025 <sub>16</sub>			
0026 <sub>16</sub>			
0027 <sub>16</sub>			
0028 <sub>16</sub>			
0029 <sub>16</sub>			
002A <sub>16</sub>			
002B <sub>16</sub>			
002C <sub>16</sub>			
002D <sub>16</sub>			
002E <sub>16</sub>			
002F <sub>16</sub>			
0030 <sub>16</sub>			
0031 <sub>16</sub>			
0032 <sub>16</sub>			
0033 <sub>16</sub>			
0034 <sub>16</sub>			
0035 <sub>16</sub>			
0036 <sub>16</sub>			
0037 <sub>16</sub>			
0038 <sub>16</sub>			
0039 <sub>16</sub>			
003A <sub>16</sub>			
003B <sub>16</sub>			
003C <sub>16</sub>			
003D <sub>16</sub>			
003E <sub>16</sub>			
003F <sub>16</sub>			

NOTES :

1. The blank areas are reserved and cannot be used by users.

X : Undefined

**Table 4.2 SFR Information(2)<sup>(1)</sup>**

Address	Register	Symbol	After reset
004016			
004116			
004216			
004316			
004416			
004516			
004616			
004716			
004816			
004916			
004A16			
004B16			
004C16			
004D16	Key input interrupt control register	KUPIC	XXXXX0002
004E16	A/D conversion interrupt control register	ADIC	XXXXX0002
004F16			
005016			
005116	UART0 transmit interrupt control register	S0TIC	XXXXX0002
005216	UART0 receive interrupt control register	S0RIC	XXXXX0002
005316	UART1 transmit interrupt control register	S1TIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	INT2 interrupt control register	INT2IC	XXXXX0002
005616	Timer X interrupt control register	TXIC	XXXXX0002
005716	Timer Y interrupt control register	TYIC	XXXXX0002
005816	Timer Z interrupt control register	TZIC	XXXXX0002
005916	INT1 interrupt control register	INT1IC	XXXXX0002
005A16	INT3 interrupt control register	INT3IC	XXXXX0002
005B16	Timer C interrupt control register	TCIC	XXXXX0002
005C16			
005D16	INT0 interrupt control register	INT0IC	XX00X0002
005E16			
005F16			
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16			
006C16			
006D16			
006E16			
006F16			
007016			
007116			
007216			
007316			
007416			
007516			
007616			
007716			
007816			
007916			
007A16			
007B16			
007C16			
007D16			
007E16			
007F16			

NOTES :

1.The blank areas are reserved and cannot be used by users.

X : Undefined

**Table 4.3 SFR Information(3)(1)**

Address	Register	Symbol	After reset
0080 <sub>16</sub>	Timer Y, Z mode register	TYZMR	0016
0081 <sub>16</sub>	Prescaler Y	PREY	FF16
0082 <sub>16</sub>	Timer Y secondary	TYSC	FF16
0083 <sub>16</sub>	Timer Y primary	TYPR	FF16
0084 <sub>16</sub>	Timer Y, Z waveform output control register	PUM	0016
0085 <sub>16</sub>	Prescaler Z	PREZ	FF16
0086 <sub>16</sub>	Timer Z secondary	TZSC	FF16
0087 <sub>16</sub>	Timer Z primary	TZPR	FF16
0088 <sub>16</sub>			
0089 <sub>16</sub>			
008A <sub>16</sub>	Timer Y, Z output control register	TYZOC	0016
008B <sub>16</sub>	Timer X mode register	TXMR	0016
008C <sub>16</sub>	Prescaler X	PREX	FF16
008D <sub>16</sub>	Timer X register	TX	FF16
008E <sub>16</sub>	Timer count source setting register	TCSS	0016
008F <sub>16</sub>			
0090 <sub>16</sub>	Timer C register	TC	0016 0016
0091 <sub>16</sub>			
0092 <sub>16</sub>			
0093 <sub>16</sub>			
0094 <sub>16</sub>			
0095 <sub>16</sub>			
0096 <sub>16</sub>	External input enable register	INTEN	0016
0097 <sub>16</sub>			
0098 <sub>16</sub>	Key input enable register	KIEN	0016
0099 <sub>16</sub>			
009A <sub>16</sub>	Timer C control register 0	TCC0	0016
009B <sub>16</sub>	Timer C control register 1	TCC1	0016
009C <sub>16</sub>	Capture register	TM0	FF16 FF16
009D <sub>16</sub>			
009E <sub>16</sub>			
009F <sub>16</sub>			
00A0 <sub>16</sub>	UART0 transmit/receive mode register	U0MR	0016
00A1 <sub>16</sub>	UART0 bit rate generator	U0BRG	XX16
00A2 <sub>16</sub>	UART0 transmit buffer register	U0TB	XX16 XX16
00A3 <sub>16</sub>			
00A4 <sub>16</sub>	UART0 transmit/receive control register 0	U0C0	000010002
00A5 <sub>16</sub>	UART0 transmit/receive control register 1	U0C1	000000102
00A6 <sub>16</sub>	UART0 receive buffer register	U0RB	XX16 XX16
00A7 <sub>16</sub>			
00A8 <sub>16</sub>	UART1 transmit/receive mode register	U1MR	0016
00A9 <sub>16</sub>	UART1 bit rate register	U1BRG	XX16
00AA <sub>16</sub>	UART1 transmit buffer register	U1TB	XX16 XX16
00AB <sub>16</sub>			
00AC <sub>16</sub>	UART1 transmit/receive control register 0	U1C0	000010002
00AD <sub>16</sub>	UART1 transmit/receive control register 1	U1C1	000000102
00AE <sub>16</sub>	UART1 receive buffer register	U1RB	XX16 XX16
00AF <sub>16</sub>			
00B0 <sub>16</sub>	UART transmit/receive control register 2	UCON	0016
00B1 <sub>16</sub>			
00B2 <sub>16</sub>			
00B3 <sub>16</sub>			
00B4 <sub>16</sub>			
00B5 <sub>16</sub>			
00B6 <sub>16</sub>			
00B7 <sub>16</sub>			
00B8 <sub>16</sub>			
00B9 <sub>16</sub>			
00BA <sub>16</sub>			
00BB <sub>16</sub>			
00BC <sub>16</sub>			
00BD <sub>16</sub>			
00BE <sub>16</sub>			
00BF <sub>16</sub>			

NOTES :

1. The blank areas are reserved and cannot be used by users.

X : Undefined

**Table 4.4 SFR Information(4)<sup>(1)</sup>**

Address	Register	Symbol	After reset
00C0 <sub>16</sub>	A/D register	AD	XXXXXXXXX2 XXXXXXXXX2
00C1 <sub>16</sub>			
00C2 <sub>16</sub>			
00C3 <sub>16</sub>			
00C4 <sub>16</sub>			
00C5 <sub>16</sub>			
00C6 <sub>16</sub>			
00C7 <sub>16</sub>			
00C8 <sub>16</sub>			
00C9 <sub>16</sub>			
00CA <sub>16</sub>			
00CB <sub>16</sub>			
00CC <sub>16</sub>			
00CD <sub>16</sub>			
00CE <sub>16</sub>			
00CF <sub>16</sub>			
00D0 <sub>16</sub>			
00D1 <sub>16</sub>			
00D2 <sub>16</sub>			
00D3 <sub>16</sub>			
00D4 <sub>16</sub>	A/D control register 2	ADCON2	0016
00D5 <sub>16</sub>			
00D6 <sub>16</sub>	A/D control register 0	ADCON0	00000XXX2
00D7 <sub>16</sub>	A/D control register 1	ADCON1	0016
00D8 <sub>16</sub>			
00D9 <sub>16</sub>			
00DA <sub>16</sub>			
00DB <sub>16</sub>			
00DC <sub>16</sub>			
00DD <sub>16</sub>			
00DE <sub>16</sub>			
00DF <sub>16</sub>			
00E0 <sub>16</sub>	Port P0 register	P0	XX16
00E1 <sub>16</sub>	Port P1 register	P1	XX16
00E2 <sub>16</sub>	Port P0 direction register	PD0	0016
00E3 <sub>16</sub>	Port P1 direction register	PD1	0016
00E4 <sub>16</sub>			
00E5 <sub>16</sub>	Port P3 register	P3	XX16
00E6 <sub>16</sub>			
00E7 <sub>16</sub>	Port P3 direction register	PD3	0016
00E8 <sub>16</sub>	Port P4 register	P4	XX16
00E9 <sub>16</sub>			
00EA <sub>16</sub>	Port P4 direction register	PD4	0016
00EB <sub>16</sub>			
00EC <sub>16</sub>			
00ED <sub>16</sub>			
00EE <sub>16</sub>			
00EF <sub>16</sub>			
00F0 <sub>16</sub>			
00F1 <sub>16</sub>			
00F2 <sub>16</sub>			
00F3 <sub>16</sub>			
00F4 <sub>16</sub>			
00F5 <sub>16</sub>			
00F6 <sub>16</sub>			
00F7 <sub>16</sub>			
00F8 <sub>16</sub>			
00F9 <sub>16</sub>			
03FA <sub>16</sub>			
00FB <sub>16</sub>			
00FC <sub>16</sub>	Pull-up control register 0	PUR0	00XX00002
00FD <sub>16</sub>	Pull-up control register 1	PUR1	XXXXXX0X2
00FE <sub>16</sub>	Port P1 drive capacity control register	DRR	0016
00FF <sub>16</sub>			
<hr/>			
01B3 <sub>16</sub>	Flash memory control register 4	FMR4	010000002
01B4 <sub>16</sub>			
01B5 <sub>16</sub>	Flash memory control register 1	FMR1	1000000X2
01B6 <sub>16</sub>			
01B7 <sub>16</sub>	Flash memory control register 0	FMR0	000000012
0FFF <sub>16</sub>	Option function select register <sup>(2)</sup>	OFS	Note 2

X : Undefined

NOTES:

1. The blank areas, 0100<sub>16</sub> to 01B2<sub>16</sub> and 01B8<sub>16</sub> to 02FF<sub>16</sub> are reserved and cannot be used by users.
2. The watchdog timer control bit is assigned. Refer to "Figure11.2 OFS, WDC, WDTR and WDTS registers" of Hardware Manual for details

## 5. Electrical Characteristics

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated value	Unit
Vcc	Supply voltage	Vcc=AVcc	-0.3 to 6.5	V
AVcc	Analog supply voltage	Vcc=AVcc	-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc+0.3	V
VO	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Topr=25 °C	300	mW
Topr	Operating ambient temperature		-20 to 85 / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

**Table 5.2 Recommended Operating Conditions**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
Vcc	Supply voltage		2.7		5.5	V
AVcc	Analog supply voltage			Vcc <sup>3</sup>		V
Vss	Supply voltage			0		V
AVss	Analog supply voltage			0		V
VIH	"H" input voltage		0.8Vcc		Vcc	V
VIL	"L" input voltage		0		0.2Vcc	V
I <sub>OH</sub> (sum)	"H" peak all output currents (peak)	Sum of all pins' IOH			-60.0	mA
I <sub>OH</sub> (peak)	"H" peak output current				-10.0	mA
I <sub>OH</sub> (avg)	"H" average output current				-5.0	mA
I <sub>OL</sub> (sum)	"L" peak all output currents (peak)	Sum of all pins' IOL			60	mA
I <sub>OL</sub> (peak)	"L" peak output current	Except P10 to P17			10	mA
		P10 to P17	Drive ability HIGH		30	mA
			Drive ability LOW		10	mA
I <sub>OL</sub> (avg)	"L" average output current	Except P10 to P17			5	mA
		P10 to P17	Drive ability HIGH		15	mA
			Drive ability LOW		5	mA
f(XIN)	Main clock input oscillation frequency	3.0V ≤ Vcc ≤ 5.5V	0		16	MHz
		2.7V ≤ Vcc < 3.0V	0		10	MHz

Note

1: Referenced to Vcc = AVcc = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.


2: The mean output current is the mean value within 100ms.

3: Maintain Vcc=AVcc

**Table 5.3 A/D Conversion Characteristics**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V <sub>ref</sub> = V <sub>CC</sub>			10	Bit
-	Absolute accuracy	10 bit mode	f(XIN)=ØAD=10 MHz, V <sub>ref</sub> =V <sub>cc</sub> =5.0V		±3	LSB
		8 bit mode	f(XIN)=ØAD=10 MHz, V <sub>ref</sub> =V <sub>cc</sub> =5.0V		±2	LSB
		10 bit mode	f(XIN)=ØAD=10 MHz, V <sub>ref</sub> =V <sub>cc</sub> =3.3V		±5	LSB
		8 bit mode	f(XIN)=ØAD=10 MHz, V <sub>ref</sub> =V <sub>cc</sub> =3.3V		±2	LSB
R <sub>LADDER</sub>	Ladder resistance	V <sub>REF</sub> =V <sub>CC</sub>	10	40	kΩ	
t <sub>CONV</sub>	Conversion time	10 bit mode	f(XIN)=ØAD=10 MHz, V <sub>ref</sub> =V <sub>cc</sub> =5.0V	3.3		μs
		8 bit mode	f(XIN)=ØAD=10 MHz, V <sub>ref</sub> =V <sub>cc</sub> =5.0V	2.8		μs
V <sub>REF</sub>	Reference voltage				V <sub>cc</sub> <sup>4</sup>	V
V <sub>IA</sub>	Analog input voltage		0		V <sub>ref</sub>	V
-	A/D operation clock frequency <sup>2</sup>	Without sample & hold		0.25	10	MHz
		With sample & hold		1.0	10	MHz

## Note

1: Referenced to V<sub>cc</sub>=AV<sub>cc</sub>=2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.2: When f<sub>AD</sub> is 10 MHz more, divide the f<sub>AD</sub> and make A/D operation clock frequency (ØAD) lower than 10 MHz.3: When the V<sub>cc</sub> is less than 4.2V, divide the f<sub>AD</sub> and make A/D operation clock frequency (ØAD) lower than f<sub>AD</sub>/2.4: Maintain V<sub>cc</sub>=V<sub>ref</sub>**Figure 5.1 Port P0 to P4 measurement circuit**

**Table 5.4 Flash Memory (Program area) Electrical Characteristics**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max	
—	Program/Erase cycle <sup>2</sup>		1,000 <sup>3</sup>	—	—	cycle
—	Byte program time	Vcc = 5.0 V at Topr = 25 °C	—	50	—	μs
—	Block erase time	Vcc = 5.0 V at Topr = 25 °C	—	0.4	—	s
td(SR-ES)	Time delay from Suspend Request until Erase Suspend		—	—	8	ms
—	Program, Erase Voltage		2.7	—	5.5	V
—	Read Voltage		2.7	—	5.5	V
—	Program, Erase Temperature		0	—	60	°C
—	Data-retention duration	Topr = 55 °C	20	—	—	year

**Table 5.5 Flash Memory (Data area Block A, Block B) Electrical Characteristics<sup>4</sup>**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max	
—	Program/Erase endurance <sup>2</sup>		10000 <sup>3</sup>	—	—	times
—	Byte program time(program/erase endurance ≤1000 times)	Vcc = 5.0 V at Topr = 25 °C	—	50	400	μs
—	Byte program time(program/erase endurance >1000 times)	Vcc = 5.0 V at Topr = 25 °C	—	65	—	μs
—	Block erase time(program/erase endurance ≤1000 times)	Vcc = 5.0 V at Topr = 25 °C	—	0.2	9	s
—	Block erase time(program/erase endurance >1000 times)	Vcc = 5.0 V at Topr = 25 °C	—	0.3	—	s
td(SR-ES)	Time delay from Suspend Request until Erase Suspend		—	—	8	ms
—	Program, Erase Voltage		2.7	—	5.5	V
—	Read Voltage		2.7	—	5.5	V
—	Program/Erase Temperature		-20(-40) <sup>8</sup>	—	85	°C
—	Data-retention duration	Topr = 55 °C	20	—	—	year

**Note**

1: Referenced to Vcc=AVcc=2.7 to 5.5V at Topr = 0 to 60 °C unless otherwise specified.

2: Definition of Program/Erase

The cycle of Program/Erase shows a cycle for each block.

If the program/erase number is "n" (n = 1,000, 10,000), "n" times erase can be performed for each block.

For example, if performing one-byte write to the distinct addresses on Block A of 2K-byte block 2048 times and then erasing that block, the number of Program/Erase cycles is one time.

However, performing multiple writes to the same address before an erase operation is prohibited (overwriting prohibited).

3: Maximum numbers of Program/Erase cycles for which all electrical characteristics is guaranteed.


4: Table 16.5 applies for Block A or B when the Program/Erase cycles are more than 1000. The byte program time up to 1000 cycles are the same as that of the program area (see Table 5.4).

5: To reduce the number of Program/Erase cycles, a block erase should ideally be performed after writing in series as many distinct addresses (only one time each) as possible. If programming a set of 16 bytes, write up to 128 sets and then erase them one time. This will result in ideally reducing the number of Program/Erase cycles. Additionally, averaging the number of Program/Erase cycles for Block A and B will be more effective. It is important to track the total number of block erases and restrict the number.

6: If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error disappears.

7: Customers desiring Program/Erase failure rate information should contact their Renesas technical support representative.

8: -40 °C for D version.

**Figure 5.2 Time delay from Suspend Request until Erase Suspend**

**Table 5.6 Power Circuit Timing Characteristics**

Symbol	Parameter	Measuring condition	Standard	Min.	Typ.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during powering-on <sup>2</sup>					2	ms
td(R-S)	STOP release time <sup>3</sup>					150	μs

## Note

1: The measuring condition is Vcc=AVcc=2.7 to 5.5 V and Topr=25 °C.

2: This shows the waiting time until the internal power supply generating circuit is stabilized during powering-on.

3: This shows the time until BCLK starts from the interrupt acknowledgement to cancel stop mode.

**Table 5.7 Electrical Characteristics (1) [Vcc=5V]**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>OH</sub>	"H" output voltage Except X <sub>OUT</sub>	I <sub>OH</sub> =-5mA	Vcc-2.0		Vcc	V
		I <sub>OH</sub> =-200μA	Vcc-0.3		Vcc	V
V <sub>OL</sub>	X <sub>OUT</sub>	Drive capacity HIGH I <sub>OH</sub> =-1 mA	Vcc-2.0		Vcc	V
		Drive capacity LOW I <sub>OH</sub> =-500μA	Vcc-2.0		Vcc	V
V <sub>T+</sub> -V <sub>T-</sub>	"L" output voltage P10 to P17 Except X <sub>OUT</sub>	I <sub>OH</sub> = 5 mA			2.0	V
		I <sub>OH</sub> = 200 μA			0.45	V
V <sub>T+</sub> -V <sub>T-</sub>	P10 to P17	Drive capacity HIGH I <sub>OL</sub> = 15 mA			2.0	V
		Drive capacity LOW I <sub>OL</sub> = 5 mA			2.0	V
V <sub>T+</sub> -V <sub>T-</sub>	X <sub>OUT</sub>	Drive capacity LOW I <sub>OL</sub> = 200 μA			0.45	V
		Drive capacity HIGH I <sub>OL</sub> = 1 mA			2.0	V
V <sub>T+</sub> -V <sub>T-</sub>	Drive capacity LOW I <sub>OL</sub> =500 μA				2.0	V
I <sub>IIH</sub>	Hysteresis INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RxD0, RxD1		0.2		1.0	V
					2.2	V
I <sub>IIL</sub>	RESET					
I <sub>IPULLUP</sub>	"H" input current	V <sub>I</sub> =5V			5.0	μA
		V <sub>I</sub> =0V			-5.0	μA
R <sub>XIN</sub>	"L" input current	V <sub>I</sub> =0V	30	50	167	kΩ
f <sub>RING-S</sub>	Pull-up resistance				1.0	MΩ
V <sub>RAM</sub>	Feedback resistance X <sub>IN</sub>		40	125	250	kHz
		At stop mode	2.0			V

## Note

1 : Referenced to Vcc=AVcc=4.2 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=20MHz unless otherwise specified.

**Table 5.8 Electrical Characteristics (2) [Vcc=5V]**

Symbol	Parameter	Measuring condition		Standard Min.	Typ.	Max.	Unit
		High-speed mode	Xin=16 MHz (square wave) On-chip oscillator on=125 kHz No division				
ICC	Power supply current (Vcc=3.3 to 5.5V) In single-chip mode, the output pins are open and other pins are Vss	Medium-speed mode	Xin=16 MHz (square wave) On-chip oscillator on=125 kHz Division by 8		8	14	mA
			Xin=10 MHz (square wave) On-chip oscillator on=125 kHz Division by 8		5		mA
		On-chip oscillator mode	Main clock off On-chip oscillator on=125 kHz Division by 8		3		mA
		Wait mode	Main clock off On-chip oscillator on=125 kHz When a WAIT instruction is executed <sup>2</sup> Peripheral clock operation		2		mA
		Wait mode	Main clock off On-chip oscillator on=125 kHz When a WAIT instruction is executed <sup>2</sup> Peripheral clock off		40	80	μA
		Stop mode	Main clock off On-chip oscillator off CM10="1" Peripheral clock off		38	76	μA

## Note

1: The power supply current measuring is executed using the measuring program on flash memory.

2: Timer Y is operated with timer mode.

**Timing requirements (Unless otherwise noted: Vcc = 5V, Vss = 0V at Ta = 25 °C) [Vcc=5V]****Table 5.9 XIN input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(XIN)	XIN input cycle time	62.5		ns
tWH(XIN)	XIN input HIGH pulse width	30		ns
tWL(XIN)	XIN input LOW pulse width	30		ns

**Table 5.10 CNTR0 input, CNTR1 input, INT2 input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(CNTR0)	CNTR0 input cycle time	100		ns
tWH(CNTR0)	CNTR0 input HIGH pulse width	40		ns
tWL(CNTR0)	CNTR0 input LOW pulse width	40		ns

**Table 5.11 TCIN input, INT3 input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TCIN)	TCIN input cycle time	400 (1)		ns
tWH(TCIN)	TCIN input HIGH pulse width	200 (2)		ns
tWL(TCIN)	TCIN input LOW pulse width	200 (2)		ns

## NOTES

- 1 : When using the Timer C capture function, adjust the cycle time above ( 1/ Timer C count source frequency x 3).
- 2 : When using the Timer C capture function, adjust the pulse width above ( 1/ Timer C count source frequency x 1.5).

**Table 5.12 Serial Interface**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	35		ns
th(C-D)	RxDi input hold time	90		ns

**Table 5.13 External interrupt INT0 input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INT0 input HIGH pulse width	250 (1)		ns
tw(INL)	INT0 input LOW pulse width	250 (2)		ns

## NOTES

- 1 : When selecting the digital filter by the INT0 input filter select bit, use the INT0 input HIGH pulse width to the greater value,either ( 1/ digital filter clock frequency x 3) or the minimum value of standard.
- 2 : When selecting the digital filter by the INT0 input filter select bit, use the INT0 input LOW pulse width to the greater value,either ( 1/ digital filter clock frequency x 3) or the minimum value of standard.

Figure 5.3  $V_{CC}=5V$  timing diagram

**Table 5.14 Electrical Characteristics (3) [Vcc=3V]**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
Voh	"H" output voltage Except XOUT	Ioh=-1mA	Vcc-0.5	Vcc	V	
		XOUT Drive capacity HIGH Ioh=-0.1 mA	Vcc-0.5	Vcc	V	
	XOUT Drive capacity LOW Ioh=-50 µA	Vcc-0.5	Vcc	V		
Vol	"L" output voltage P10 to P17 Except XOUT	Ioh= 1 mA			0.5	V
		Drive capacity HIGH Iol= 2 mA			0.5	V
		Drive capacity LOW Iol= 1 mA			0.5	V
	XOUT Drive capacity HIGH Iol= 0.1 mA	Drive capacity HIGH Iol= 0.1 mA			0.5	V
		Drive capacity LOW Iol=50 µAs			0.5	V
Vt+Vt-	Hysteresis INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTRo, CNTR1, TCIN, RxDO, RxDI RESET		0.2		0.8	V
			0.2		1.8	V
Iih	"H" input current	Vi=3V			4.0	µA
Iil	"L" input current	Vi=0V			-4.0	µA
RPULLUP	Pull-up resistance	Vi=0V	66	160	500	kΩ
R <sub>IXIN</sub>	Feedback resistance X <sub>IN</sub>				3.0	MΩ
f <sub>RING</sub>	On-chip oscillator frequency		40	125	250	kHz
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2.0			V

Note

1 : Referenced to Vcc=AVcc=2.7 to 3.3V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=10MHz unless otherwise specified.

**Table 5.15 Electrical Characteristics (4) [Vcc=3V]**

Symbol	Parameter	Measuring condition		Standard	Min.	Typ.	Max.	Unit
I <sub>CC</sub>	Power supply current (V <sub>CC1</sub> =2.7 to 3.3V) In single-chip mode, the output pins are open and other pins are V <sub>SS</sub>	High-speed mode	X <sub>IN</sub> =16 MHz (square wave) On-chip oscillator on=125 kHz No division		7	12		mA
			X <sub>IN</sub> =10 MHz (square wave) On-chip oscillator on=125 kHz No division		5			mA
		Medium-speed mode	X <sub>IN</sub> =16 MHz (square wave) On-chip oscillator on=125 kHz Division by 8		2.5			mA
			X <sub>IN</sub> =10 MHz (square wave) On-chip oscillator on=125 kHz Division by 8		1.6			mA
		On-chip oscillator mode	Main clock off On-chip oscillator on=125 kHz Division by 8		420	800		μA
		Wait mode	Main clock off On-chip oscillator on=125 kHz When a WAIT instruction is executed <sup>2</sup> Peripheral clock operation		37	74		μA
		Wait mode	Main clock off On-chip oscillator on=125 kHz When a WAIT instruction is executed <sup>2</sup> Peripheral clock off		35	70		μA
		Stop mode	Main clock off On-chip oscillator off CM10="1" Peripheral clock off		0.7	3.0		μA

## Note

1: The power supply current measuring is executed using the measuring program on flash memory.

2: Timer Y is operated with timer mode.

**Timing requirements (Unless otherwise noted: V<sub>CC</sub> = 3V, V<sub>SS</sub> = 0V at T<sub>A</sub> = 25 °C) [V<sub>CC</sub>=3V]**

**Table 5.16 XIN input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C</sub> (XIN)	XIN input cycle time	100		ns
t <sub>WH</sub> (XIN)	XIN input HIGH pulse width	40		ns
t <sub>WL</sub> (XIN)	XIN input LOW pulse width	40		ns

**Table 5.17 CNTR0 input, CNTR1 input, INT2 input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C</sub> (CNTR0)	CNTR0 input cycle time	300		ns
t <sub>WH</sub> (CNTR0)	CNTR0 input HIGH pulse width	120		ns
t <sub>WL</sub> (CNTR0)	CNTR0 input LOW pulse width	120		ns

**Table 5.18 TCIN input, INT3 input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C</sub> (TCIN)	TCIN input cycle time	1200 <sup>(1)</sup>		ns
t <sub>WH</sub> (TCIN)	TCIN input HIGH pulse width	600 <sup>(2)</sup>		ns
t <sub>WL</sub> (TCIN)	TCIN input LOW pulse width	600 <sup>(2)</sup>		ns

#### NOTES

- 1 : When using the Timer C capture function, adjust the cycle time above ( 1/ Timer C count source frequency x 3).
- 2 : When using the Timer C capture function, adjust the pulse width above ( 1/ Timer C count source frequency x 1.5).

**Table 5.19 Serial Interface**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C</sub> (CK)	CLKi input cycle time	300		ns
t <sub>W</sub> (CKH)	CLKi input HIGH pulse width	150		ns
t <sub>W</sub> (CKL)	CLKi input LOW pulse width	150		ns
t <sub>D</sub> (C-Q)	TxDi output delay time		160	ns
t <sub>H</sub> (C-Q)	TxDi hold time	0		ns
t <sub>SU</sub> (D-C)	RxDi input setup time	55		ns
t <sub>H</sub> (C-D)	RxDi input hold time	90		ns

**Table 5.20 External interrupt INT0 input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>W</sub> (INH)	INT0 input HIGH pulse width	380 <sup>(1)</sup>		ns
t <sub>W</sub> (INL)	INT0 input LOW pulse width	380 <sup>(2)</sup>		ns

#### NOTES


- 1 : When selecting the digital filter by the INT0 input filter select bit, use the INT0 input HIGH pulse width to the greater value,either ( 1/ digital filter clock frequency x 3) or the minimum value of standard.
- 2 : When selecting the digital filter by the INT0 input filter select bit, use the INT0 input LOW pulse width to the greater value,either ( 1/ digital filter clock frequency x 3) or the minimum value of standard.

Figure 5.4  $V_{CC}=3V$  timing diagram


## Package Dimensions

### 32P6U-A

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP32-P-0707-0.80	—	—	Cu Alloy



Plastic 32pin 7x7mm body LQFP



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A <sub>1</sub>	0	0.1	0.2
A <sub>2</sub>	—	1.4	—
b	0.32	0.37	0.45
c	0.105	0.125	0.175
D	6.9	7.0	7.1
E	6.9	7.0	7.1
[e]	—	0.8	—
H <sub>D</sub>	8.8	9.0	9.2
H <sub>E</sub>	8.8	9.0	9.2
L	0.3	0.5	0.7
L <sub>1</sub>	—	1.0	—
L <sub>p</sub>	0.45	0.6	0.75
[A <sub>3</sub> ]	—	0.25	—
x	—	—	0.2
y	—	—	0.1
theta	0 <sub>j</sub>	—	10 <sub>j</sub>
b <sub>2</sub>	—	0.5	—
I <sub>2</sub>	1.0	—	—
M <sub>D</sub>	—	7.4	—
M <sub>E</sub>	—	7.4	—

## REVISION HISTORY

## R8C/12 Group Datasheet

Rev.	Date	Description	
		Page	Summary
0.10	Oct 28, 2003		First edition issued
0.20	Dec 05, 2003	16	Table 16.5 revised
1.00	Sep 30, 2004	All pages 2 5 6 9 10-13 12 14 15 16 17 18 19 21 22 23	Words standardized (on-chip oscillator, serial interface, A/D) Table 1.1 revised Figure 1.3, NOTES 3 added Table 1.3 revised Figure 3.1, NOTES added One body sentence in chapter 4 added ; Titles of Table 4.1 to 4.4 added Table 4.3 revised ; Table 4.4 revised Table 5.2 revised Table 5.3 revised Table 5.4 and 5.5 revised Table 5.7 revised Table 5.8 revised Table 5.13 revised Table 5.14 revised Table 5.15 revised Table 5.17 revised

## RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

**Renesas Technology America, Inc.**  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology Hong Kong Ltd.**  
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**  
10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

**Renesas Technology (Shanghai) Co., Ltd.**  
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China  
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

**Renesas Technology Singapore Pte. Ltd.**  
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001