LT1806/LT1807



TECHNOLOGY 325MHz, Single/Dual, Rail-to-Rail Input and Output, Low Distortion, Low Noise Precision Op Amps

DESCRIPTION

in low supply applications.

FEATURES


- Gain Bandwidth Product: 325MHz
- Slew Rate: 140V/µs
- Wide Supply Range: 2.5V to 12.6V
- Large Output Current: 85mA
- Low Distortion, 5MHz: –80dBc
- Low Voltage Noise: 3.5nV/√Hz
- Input Common Mode Range Includes Both Rails
- Output Swings Rail-to-Rail
- Input Offset Voltage (Rail-to-Rail): 550µV Max
- Common Mode Rejection: 106dB Typ
- Power Supply Rejection: 105dB Typ
- Unity-Gain Stable
- Power Down Pin (LT1806)
- Single in SO-8 and 6-Pin SOT-23 Packages
- Dual in SO-8 and 8-Pin MSOP Packages
- Operating Temperature Range: –40°C to 85°C

APPLICATIONS

- Low Voltage, High Frequency Signal Processing
- Driving A/D Converters
- Rail-to-Rail Buffer Amplifiers
- Active Filters
- Video Line Driver

C, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION



4096 Point FFT Response

The LT®1806/LT1807 are single/dual low noise rail-to-rail

input and output unity-gain stable op amps that feature a

325MHz gain-bandwidth product, a 140V/µs slew rate and

a 85mA output current. They are optimized for low voltage,

The LT1806/LT1807 have a very low distortion of -80dBc

at 5MHz, a low input referred noise voltage of $3.5 \text{nV}/\sqrt{\text{Hz}}$

and a maximum offset voltage of 550µV that allows them

to be used in high performance data acquisition systems.

The LT1806/LT1807 have an input range that includes

both supply rails and an output that swings within 20mV

of either supply rail to maximize the signal dynamic range

The LT1806/LT1807 maintain their performance for sup-

plies from 2.5V to 12.6V and are specified at 3V, 5V and \pm 5V supplies. The inputs can be driven beyond the sup-

The LT1806 is available in an 8-pin SO package with the

standard op amp pinout and a 6-pin SOT-23 package. The

LT1807 features the standard dual op amp pinout and is


available in 8-pin SO and MSOP packages. These devices

can be used as plug-in replacements for many op amps to

improve input/output range and performance.

plies without damage or phase reversal of the output.


high performance signal conditioning systems.





ABSOLUTE MAXIMUM RATINGS (Note 1)

PACKAGE/ORDER INFORMATION



Consult factory for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$. $V_S = 5V$, 0V; $V_S = 3V$, 0V; $V_{SHDN} = open$; $V_{CM} = V_{OUT} = half supply, unless otherwise noted.$

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	V _{CM} = V ⁺		100	550	μV
		$V_{CM} = V^{-}$		100	550	μV
		$V_{CM} = V^+$ (LT1806 SOT-23)		100	700	μV
		$V_{CM}^{om} = V^{-}$ (LT1806 SOT-23)		100	700	μV
ΔV_{0S}	Input Offset Voltage Shift	$V_{CM} = V^- \text{ to } V^+$		50	550	μV
		$V_{CM} = V^{-}$ to V ⁺ (LT1806 SOT-23)		100	700	μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^- \text{ to } V^+$		200	1000	μV
I _B	Input Bias Current	$V_{CM} = V^+$		1	4	μA
2		$V_{CM}^{om} = V^{-} + 0.2V$	-13	-5		μA
ΔI_{B}	Input Bias Current Shift	$V_{CM} = V^- \text{ to } V^+$		6	17	μA
	Input Bias Current Match (Channel-to-Channel)	$V_{CM} = V^+$		0.03	1.2	μA
	(Note 10)	$V_{CM} = V^{-} + 0.2V$		0.05	3.0	μA



ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$. $V_S = 5V$, 0V; $V_S = 3V$, 0V; $V_{\overline{SHDN}} = open$; $V_{CM} = V_{OUT} = half supply unless otherwise noted.$

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
I _{OS}	Input Offset Current	$V_{CM} = V^+$ $V_{CM} = V^- + 0.2V$		0.03 0.05	0.6 1.5	μΑ μΑ
ΔI_{0S}	Input Offset Current Shift	V _{CM} = V ⁻ + 0.2V to V ⁺		0.08	2.1	μA
	Input Noise Voltage	0.1Hz to 10Hz		800		nV _{P-P}
e _n	Input Noise Voltage Density	f = 10kHz		3.5		nV/√Hz
in	Input Noise Current Density	f = 10kHz		1.5		pA/√Hz
CIN	Input Capacitance			2		pF
A _{VOL}	Large-Signal Voltage Gain	$ \begin{array}{l} V_S = 5V, V_0 = 0.5V \ \text{to} \ 4.5V, R_L = 1k \ \text{to} \ V_S/2 \\ V_S = 5V, V_0 = 1V \ \text{to} \ 4V, R_L = 100 \ \text{to} \ V_S/2 \\ V_S = 3V, V_0 = 0.5V \ \text{to} \ 2.5V, R_L = 1k \ \text{to} \ V_S/2 \end{array} $	75 9 60	220 22 150		V/mV V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{S} = 5V, V_{CM} = V^{-} \text{ to } V^{+}$ $V_{S} = 3V, V_{CM} = V^{-} \text{ to } V^{+}$	79 74	100 95		dB dB
	CMRR Match (Channel-to-Channel) (Note 10)	$V_{S} = 5V, V_{CM} = V^{-} to V^{+}$ $V_{S} = 3V, V_{CM} = V^{-} to V^{+}$	73 68	100 95		dB dB
	Input Common Mode Range		V-		V+	V
PSRR	Power Supply Rejection Ratio	$V_{S} = 2.5V$ to 10V, $V_{CM} = 0V$	90	105		dB
	PSRR Match (Channel-to-Channel) (Note 10)	$V_{S} = 2.5V$ to 10V, $V_{CM} = 0V$	84	105		dB
	Minimum Supply Voltage (Note 6)			2.3	2.5	V
V _{OL}	Output Voltage Swing LOW (Note 7)	No Load I _{SINK} = 5mA I _{SINK} = 25mA		8 50 170	50 130 375	mV mV mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load I _{SOURCE} = 5mA I _{SOURCE} = 25mA		15 85 350	65 180 650	mV mV mV
I _{SC}	Short-Circuit Current	$V_S = 5V$ $V_S = 3V$	±35 ±30	±85 ±65		mA mA
I _S	Supply Current per Amplifier			9	13	mA
	Disable Supply Current	$ \begin{array}{l} V_S = 5V, V_{\overline{SHDN}} = 0.3V \\ V_S = 3V, V_{\overline{SHDN}} = 0.3V \end{array} $		0.40 0.22	0.9 0.7	mA mA
SHDN	SHDN Pin Current	$ \begin{array}{l} V_S = 5V, \ V_{\overline{SHDN}} = 0.3V \\ V_S = 3V, \ V_{\overline{SHDN}} = 0.3V \end{array} $		150 100	350 300	μA μA
	Shutdown Output Leakage Current	$V_{\overline{SHDN}} = 0.3V$		0.1	75	μA
VL	SHDN Pin Input Voltage LOW				0.3	V
V _H	SHDN Pin Input Voltage HIGH		V ⁺ - 0.5			V
t _{ON}	Turn-On Time	$V_{\overline{SHDN}} = 0.3V$ to 4.5V, $R_L = 100\Omega$		80		ns
t _{OFF}	Turn-Off Time	$V_{\overline{SHDN}} = 4.5V$ to 0.3V, $R_L = 100\Omega$		50		ns
GBW	Gain Bandwidth Product	Frequency = 6MHz		325		MHz
SR	Slew Rate	$V_{S} = 5V, A_{V} = -1, R_{L} = 1k, V_{0} = 4V$		125		V/µs
FPBW	Full Power Bandwidth	$V_{\rm S} = 5V, V_{\rm OUT} = 4V_{\rm P-P}$		10		MHz
HD	Harmonic Distortion	$V_{S} = 5V, A_{V} = 1, R_{L} = 1k, V_{0} = 2V_{P-P}, f_{C} = 5MHz$		-78		dBc
ts	Settling Time	$0.01\%, V_{S} = 5V, V_{STEP} = 2V, A_{V} = 1, R_{L} = 1k$		60		ns
ΔG	Differential Gain (NTSC)	$V_{\rm S} = 5V, A_{\rm V} = 2, R_{\rm L} = 150$		0.015		%
$\Delta \theta$	Differential Phase (NTSC)	$V_{\rm S} = 5V, \ A_{\rm V} = 2, \ R_{\rm L} = 150$		0.05		Deg



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the 0°C < T_A < 70°C temperature range. V_S = 5V, 0V; V_S = 3V, 0V; V_{SHDN} = open; V_{CM} = V_{OUT} = half supply, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{0S}	Input Offset Voltage	V _{CM} = V ⁺			200	700	μV
		$V_{CM} = V^{-}$			200	700	μV
		$V_{CM} = V^+$ (LT1806 SOT-23) $V_{CM} = V^-$ (LT1806 SOT-23)			200 200	850 850	μV
	Input Offect Veltege Drift (Note 9)						μ۷ μV/°C
V _{OS} TC	Input Offset Voltage Drift (Note 8)	$V_{CM} = V^+$ $V_{CM} = V^-$			1.5 1.5	5 5	μν/°C μV/°C
ΔV_{0S}	Input Offset Voltage Shift	$V_{CM} = V^- \text{ to } V^+$			100	700	μV
403	input onoor voltage onne	$V_{CM} = V^{-1}$ to V ⁺ (LT1806 SOT-23)			100	850	μν μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^-, V_{CM} = V^+$	•		300	1200	μV
IB	Input Bias Current	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•	-15	1 -5	5	μΑ μΑ
ΔI_B	Input Bias Current Shift	$V_{CM} = V^- + 0.4V$ to $V^+ - 0.2V$			6	20	μA
	Input Bias Current Match (Channel-to-Channel)	$V_{CM} = V^+ - 0.2V$	•		0.03	1.5	μΑ
	(Note 10)	$V_{CM} = V^- + 0.4V$			0.05	3.5	μA
l _{os}	Input Offset Current	$V_{CM} = V^+ - 0.2V$	•		0.03	0.75	μA
		$V_{CM} = V^{-} + 0.4V$	•		0.05	1.80	μA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.4V$ to $V^+ - 0.2V$	•		0.08	2.55	μΑ
A _{VOL}	Large-Signal Voltage Gain	$V_{S} = 5V, V_{0} = 0.5V \text{ to } 4.5V, R_{L} = 1k \text{ to } V_{S}/2$ $V_{S} = 5V, V_{0} = 1V \text{ to } 4V, R_{L} = 100\Omega \text{ to } V_{S}/2$		60 7.5	175 20		V/mV
		$V_{\rm S} = 3V$, $V_0 = 0.5V$ to 2.5V, $R_{\rm L} = 1k$ to $V_{\rm S}/2$		45	140		V/mV
CMRR	Common Mode Rejection Ratio	$V_{\rm S} = 5V, V_{\rm CM} = V^- \text{ to } V^+$		77	94		dB
	,	$V_{S} = 3V$, $V_{CM} = V^{-}$ to V ⁺		72	89		dB
	CMRR Match (Channel-to-Channel) (Note 10)	$V_S = 5V$, $V_{CM} = V^-$ to V^+ $V_S = 3V$, $V_{CM} = V^-$ to V^+	•	71 66	94 89		dB dB
	Input Common Mode Range			V-		V+	V
PSRR	Power Supply Rejection Ratio	V _S = 2.5V to 10V, V _{CM} = 0V		88	105		dB
	PSRR Match (Channel-to-Channel) (Note 10)	V _S = 2.5V to 10V, V _{CM} = 0V		82	105		dB
	Minimum Supply Voltage (Note 6)	$V_{CM} = V_0 = 0.5V$			2.3	2.5	V
V _{OL}	Output Voltage Swing LOW (Note 7)	No Load			12	60	mV
		I _{SINK} = 5mA	•		60	140	mV
		I _{SINK} = 25mA	•		180	425	mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load I _{SOURCE} = 5mA			30 110	120 220	mV mV
		ISOURCE = 25mA			360	700	mV
I _{SC}	Short-Circuit Current	$V_{\rm S} = 5V$		±30	±65		mA
		$V_{\rm S} = 3V$	•	±25	±55		mA
ls	Supply Current per Amplifier				10	14	mA
	Disable Supply Current	$V_{\rm S} = 5V, V_{\rm SHDN} = 0.3V$	•		0.40	1.1	mA
		$V_{S} = 3V, V_{\overline{SHDN}} = 0.3V$			0.22	0.9	mA
ISHDN	SHDN Pin Current	$V_{S} = 5V, V_{\overline{SHDN}} = 0.3V$ $V_{S} = 3V, V_{\overline{SHDN}} = 0.3V$			160 110	400 350	μΑ μΑ
	Shutdown Output Leakage Current	$V_{SHDN} = 0.3V$			1	000	μΑ
VL	SHDN Pin Input Voltage LOW					0.3	ν V
VL V _H	SHDN Pin Input Voltage HIGH			V ⁺ - 0.5		0.0	V
t _{ON}	Turn-On Time	$V_{\overline{SHDN}} = 0.3V$ to 4.5V, R ₁ = 100 Ω		• 0.0	80		ns
t _{OFF}	Turn-Off Time	$V_{SHDN} = 4.5V \text{ to } 0.3V, R_L = 100\Omega$			50		ns
GBW	Gain Bandwidth Product	$V_{SHDN} = 4.5V \ to 0.5V, \ H_{L} = 100S2$ Frequency = 6MHz			300		MHz
SR	Slew Rate	$V_{\rm S} = 5V, A_{\rm V} = -1, R_{\rm L} = 1k, V_{\rm O} = 4V$			100		
FPBW	Full Power Bandwidth	$V_{S} = 5V, AV = -1, R_{L} = 1K, V_{0} = 4V$ $V_{S} = 5V, V_{0} = 4V_{P-P}$			8		V/µs MHz



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the $-40^{\circ}C < T_A < 85^{\circ}C$ temperature range. $V_S = 5V$, 0V; $V_S = 3V$, 0V; $V_{SHDN} = open$; $V_{CM} = V_{OUT} = half$ supply, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	V _{CM} = V ⁺			200	800	μV
		$V_{CM} = V^{-}$			200	800	μV
		$V_{CM} = V^+$ (LT1806 SOT-23)			200	950	μν
	Input Offect Veltage Drift (Neta 9)	$V_{CM} = V^-$ (LT1806 SOT-23)	•		200	950	μV
V _{OS} TC	Input Offset Voltage Drift (Note 8)	$V_{CM} = V^+$ $V_{CM} = V^-$			1.5 1.5	5 5	μV/°C μV/°C
ΔV_{OS}	Input Offset Voltage Shift	$V_{CM} = V^{-}$	•		100	800	μV
		$V_{CM} = V^- \text{ to } V^+ \text{ (LT1806 SOT-23)}$	•		100	950	μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^+, V_{CM} = V^-$			200	1400	μV
I _B	Input Bias Current	$V_{CM} = V^+ - 0.2V$	•		1	6	μA
		$V_{\rm CM} = V^- + 0.4V$	•	-16	-5		μA
ΔI_B	Input Bias Current Shift	$V_{CM} = V^- + 0.4V$ to $V^+ - 0.2V$	•		6	22	μΑ
	Input Bias Current Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•		0.02 0.05	1.8 4.0	μΑ μΑ
l _{os}	Input Offset Current	$V_{CM} = V^+ - 0.2V$			0.02	0.9	μA
		$V_{CM}^{om} = V^{-} + 0.4V$	•		0.05	2.1	μÂ
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.4V$ to $V^+ - 0.2V$	•		0.07	3	μA
A _{VOL}	Large-Signal Voltage Gain	$V_{S} = 5V, V_{0} = 0.5V$ to 4.5V, $R_{L} = 1k$ to $V_{S}/2$		50	140		V/mV
		$V_{\rm S} = 5V, V_0 = 1V \text{ to } 4V, R_{\rm L} = 100\Omega \text{ to } V_{\rm S}/2$		6	16		V/mV
	Ourseau Mada Deiratian Datia	$V_{\rm S} = 3V, V_{\rm O} = 0.5V$ to 2.5V, R _L = 1k to $V_{\rm S}/2$	•	35	100		V/mV
CMRR	Common Mode Rejection Ratio	$V_{S} = 5V, V_{CM} = V^{-} to V^{+}$ $V_{S} = 3V, V_{CM} = V^{-} to V^{+}$		75 71	94 89		dB dB
	CMRR Match (Channel-to-Channel) (Note 10)	$V_{\rm S} = 5V, V_{\rm CM} = V^- \text{ to } V^+$		69	94		dB
		$V_{S} = 3V, V_{CM} = V^{-}$ to V^{+}	•	65	89		dB
	Input Common Mode Range		•	V-		V+	V
PSRR	Power Supply Rejection Ratio	V _S = 2.5V to 10V, V _{CM} = 0V	•	86	105		dB
	PSRR Match (Channel-to-Channel) (Note 10)	$V_{S} = 2.5V$ to 10V, $V_{CM} = 0V$	•	80	105		dB
	Minimum Supply Voltage (Note 6)	$V_{CM} = V_0 = 0.5V$			2.3	2.5	V
V _{OL}	Output Voltage Swing LOW (Note 7)	No Load			15	70	mV
		$I_{SINK} = 5 m A$	•		65	150	mV
		I _{SINK} = 20mA	•		170	400	mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load			30 110	130 240	mV mV
		I _{SOURCE} = 5mA I _{SOURCE} = 20mA			350	700	mV
I _{SC}	Short-Circuit Current	$V_{\rm S} = 5V$		±22	±45		mA
130		$V_{\rm S} = 3V$		±20	±40		mA
I _S	Supply Current per Amplifier				11	16	mA
	Disable Supply Current	$V_{\rm S} = 5V, V_{\rm SHDN} = 0.3.V$	•		0.4	1.2	mA
		$V_{\rm S} = 3V$, $V_{\rm SHDN} = 0.3V$	•		0.3	1.0	mA
ISHDN	SHDN Pin Current	$V_{S} = 5V, V_{\overline{SHDN}} = 0.3V$	•		170	450	μA
		$V_{\rm S} = 3V, V_{\rm SHDN} = 0.3V$	•		120	400	μΑ
	Shutdown Output Leakage Current	$V_{\overline{SHDN}} = 0.3V$	•		1.2		μA
VL	SHDN Pin Input Voltage LOW		•			0.3	V
V _H	SHDN Pin Input Voltage HIGH			V ⁺ - 0.5			V
t _{ON}	Turn-On Time	$V_{\overline{SHDN}} = 0.3V$ to 4.5V, $R_L = 100\Omega$	•		80		ns
t _{OFF}	Turn-Off Time	$V_{\overline{SHDN}}$ = 4.5V to 0.3V, R_L = 100 Ω			50		ns
GBW	Gain Bandwidth Product	Frequency = 6MHz			250		MHz
SR	Slew Rate	V_{S} = 5V, A_{V} = -1, R_{L} = 1k, V_{0} = 4V			80		V/µV
FPBW	Full Power Bandwidth	$V_{\rm S} = 5V, V_{\rm O} = 4V_{\rm P-P}$			6		MHz



ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$. $V_S = \pm 5V$, $V_{\overline{SHDN}} =$ open; $V_{CM} = 0V$, $V_{OUT} = 0V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	V _{CM} = V ⁺		100	700	μV
00		$V_{CM} = V^{-}$		100	700	μV
		$V_{CM} = V^+$ (LT1806 SOT-23)		100 100	750 750	μν
		$V_{CM} = V^{-}$ (LT1806 SOT-23)				μV
ΔV_{OS}	Input Offset Voltage Shift	$V_{CM} = V^{-}$ to V ⁺ $V_{CM} = V^{-}$ to V ⁺ (LT1806 SOT-23)		50 50	700 750	μV μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^-, V_{CM} = V^+$		200	1200	μV
IB	Input Bias Current	$V_{CM} = V^+$ $V_{CM} = V^- + 0.2V$	-14	1 -5	5	μΑ μΑ
ΔI_B	Input Bias Current Shift	$V_{CM} = V^{-} + 0.2V$ to V ⁺		6	19	μA
	Input Bias Current Match (Channel-to-Channel)	$V_{CM} = V^+$		0.03	1.4	μA
	(Note 10)	$V_{CM} = V^- + 0.2V$		0.05	3.2	μA
I _{OS}	Input Offset Current	$V_{CM} = V^+$ $V_{CM} = V^- + 0.2V$		0.03 0.04	0.7 1.6	μΑ μΑ
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.2V$ to V ⁺		0.07	2.3	μA
	Input Noise Voltage	0.1Hz to 10Hz		800		nV _{P-P}
e _n	Input Noise Voltage Density	f = 10kHz		3.5		nV/√Hz
i _n	Input Noise Current Density	f = 10kHz		1.5		pA/√Hz
CIN	Input Capacitance	f = 100kHz		2		pF
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -4V$ to 4V, $R_L = 1k$ $V_0 = -2.5V$ to 2.5V, $R_L = 100\Omega$	100 10	300 27		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^{-1} \text{ to } V^{+}$	83	106		dB
	CMRR Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^- \text{ to } V^+$	77	100		dB
	Input Common Mode Range	v CW = v 10 v	V ⁻	100	V+	V
PSRR		V ⁺ = 2.5V to 10V, V ⁻ = 0V	· ·	105	V	
ronn	Power Supply Rejection Ratio	$V^{+} = 2.5V \text{ to } 10V, V^{-} = 0V$ $V^{+} = 2.5V \text{ to } 10V, V^{-} = 0V$	90			dB
<u></u>	PSRR Match (Channel-to-Channel) (Note 10)		84	105	<u> </u>	dB
V _{OL}	Output Voltage Swing LOW (Note 7)	No Load I _{SINK} = 5mA I _{SINK} = 25mA		14 55 180	60 140 450	mV mV mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load		20	70	mV
• 0H		I _{SOURCE} = 5mA		90	200	mV
		I _{SOURCE} = 25mA		360	700	mV
I _{SC}	Short-Circuit Current		±40	±85		mA
I _S	Supply Current per Amplifier			11	16	mA
	Disable Supply Current	$V_{\overline{SHDN}} = 0.3V$		0.4	1.2	mA
SHDN	SHDN Pin Current	$V_{\overline{SHDN}} = 0.3V$		150	350	μA
	Shutdown Output Leakage Current	$V_{\overline{SHDN}} = 0.3V$		0.3	75	μA
VL	SHDN Pin Input Voltage LOW				0.3	V
V _H	SHDN Pin Input Voltage HIGH		V ⁺ - 0.5			V
t _{ON}	Turn-On Time	$V_{SHDN} = 0.3V$ to 4.5V, $R_{L} = 100\Omega$		80		ns
t _{OFF}	Turn-Off Time	$V_{SHDN} = 4.5V \text{ to } 0.3V, R_{L} = 100\Omega$		50		ns
GBW	Gain Bandwidth Product	Frequency = 6MHz	170	325		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 1k$, $V_0 = \pm 4V$, Measured at $V_0 = \pm 3V$	70	140		V/µs
FPBW	Full Power Bandwidth	$V_0 = 8V_{P-P}$		5.5		MHz
HD	Harmonic Distortion	$A_V = 1, R_L = 1k, V_0 = 2V_{P-P}, f_C = 5MHz$		-80		dBc
ts	Settling Time	$0.01\%, V_{STEP} = 8V, A_V = 1, R_L = 1k$		120		ns
ΔG	Differential Gain (NTSC)	$A_V = 2, R_L = 150$		0.01		%
$\frac{\Delta \theta}{\Delta \theta}$	Differential Phase (NTSC)	$A_V = 2, R_L = 150$		0.01		Deg



ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the 0°C < T_A < 70°C temperature range. V_S = ±5V, V_{SHDN} = open; V_{CM} = 0V, V_{OUT} = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	T	MIN TYP	MAX	UNITS
V _{OS}	Input Offset Voltage			200 200 200 200	800 800 900 900	μV μV μV μV
V _{OS} TC	Input Offset Voltage Drift (Note 8)	$V_{CM} = V^+$ $V_{CM} = V^-$	•	1.5 1.5	5 5	μV/°C μV/°C
ΔV _{OS}	Input Offset Voltage Shift	$V_{CM} = V^-$ to V ⁺ $V_{CM} = V^-$ to V ⁺ (LT1806 SOT-23)	•	100 100	800 900	μV μV
	Input Offset Voltage Match (Channel-to Channel) (Note 10)	$V_{CM} = V^-, V_{CM} = V^+$	•	300	1400	μV
IB	Input Bias Current	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•	1 -15 —6	6	μA μA
ΔI_B	Input Bias Current Shift	$V_{CM} = V^{-} + 0.4V$ to $V^{+} - 0.2V$	•	7	21	μA
	Input Bias Current Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•	0.03 0.04	1.8 3.8	μA μA
I _{OS}	Input Offset Current	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•	0.03 0.04	0.9 1.9	μA μA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^{-} + 0.4V$ to $V^{+} - 0.2V$		0.07	2.8	μA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -4V$ to 4V, R _L = 1k V ₀ = -2.5V to 2.5V, R _L = 100 Ω	•	80 250 8 25		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- \text{ to } V^+$	•	81 100		dB
	CMRR Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^- \text{ to } V^+$	•	75 100		dB
	Input Common Mode Range		•	V-	V+	V
PSRR	Power Supply Rejection Ratio	V ⁺ = 2.5V to 10V, V ⁻ = 0V		88 105		dB
	PSRR Match (Channel-to-Channel) (Note 10)	V ⁺ = 2.5V to 10V, V ⁻ = 0V		82 106		dB
V _{OL}	Output Voltage Swing LOW (Note 7)	No Load I _{SINK} = 5mA I _{SINK} = 25mA	•	18 60 185	80 160 500	mV mV mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load I _{SOURCE} = 5mA I _{SOURCE} = 25mA	•	40 110 360	140 240 750	mV mV mV
I _{SC}	Short-Circuit Current		• =	±35 ±75		mA
I _S	Supply Current per Amplifier		•	14	20	mA
	Disable Supply Current	$V_{\overline{SHDN}} = 0.3V$	•	0.4	1.4	mA
ISHDN	SHDN Pin Current	$V_{\overline{SHDN}} = 0.3V$	•	160	400	μA
	Shutdown Output Leakage Current	$V_{\overline{SHDN}} = 0.3V$	•	1		μA
VL	SHDN Pin Input Voltage LOW				0.3	V
V _H	SHDN Pin Input Voltage HIGH		• V+	- 0.5		V
t _{ON}	Turn-On Time	$V_{\overline{SHDN}}$ = 0.3V to 4.5V, R_L = 100 Ω		80		ns
t _{OFF}	Turn-Off Time	$V_{\overline{SHDN}}$ = 4.5V to 0.3V, R _L = 100 Ω	•	50		ns
GBW	Gain Bandwidth Product	Frequency = 6MHz		50 300		MHz
SR	Slew Rate	$\label{eq:relation} \begin{array}{l} A_V = -1, \; R_L = 1k, V_0 = \pm 4V, \\ Measure \; at \; V_0 = \pm 3V \end{array}$		60 120		V/µs
FPBW	Full Power Bandwidth	$V_0 = 8V_{P-P}$		4.5		MHz



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the -40°C < T_A < 85°C temperature range. V_S = ±5V, V_{SHDN} = open; V_{CM} = 0V, V_{OUT} = 0V, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{0S}	Input Offset Voltage		•		200 200 200 200	900 900 975 975	μV μV μV μV
V _{OS} TC	Input Offset Voltage Drift (Note 8)	$V_{CM} = V^+$ $V_{CM} = V^-$	•		1.5 1.5	5 5	μV/°C μV/°C
ΔV_{OS}	Input Offset Voltage Shift	$V_{CM} = V^{-}$ to V ⁺ V _{CM} = V ⁻ to V ⁺ (LT1806 SOT-23)	•		100 100	900 975	μV μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^- \text{ to } V^+$	•		300	1600	μV
I _B	Input Bias Current	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•	-16	1.2 -5	7	μΑ μΑ
ΔI_B	Input Bias Current Shift	$V_{CM} = V^{-} + 0.4V$ to $V^{+} - 0.2V$	•		6	23	μA
	Input Bias Current Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•		0.03 0.04	2.0 4.5	μΑ μΑ
I _{OS}	Input Offset Current	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•		0.03 0.04	1.0 2.2	μΑ μΑ
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^{-} + 0.4V$ to $V^{+} - 0.2V$	•		0.07	3.2	μA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -4V \text{ to } 4V, R_L = 1k$ $V_0 = -2V \text{ to } 2V, R_L = 100\Omega$	•	60 7	175 17		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- \text{ to } V^+$	•	80	100		dB
	CMRR Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^-$ to V+	•	74	100		dB
	Input Common Mode Range		•	V-		V+	V
PSRR	Power Supply Rejection Ratio	V ⁺ = 2.5V to 10V, V ⁻ = 0V	•	86	105		dB
	PSRR Match (Channel-to-Channel) (Note 10)		•	80	105		dB
V _{OL}	Output Voltage Swing LOW (Note 7)	No Load I _{SINK} = 5mA I _{SINK} = 20mA	•		20 65 200	100 170 500	mV mV mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load I _{SOURCE} = 5mA I _{SOURCE} = 20mA	•		50 115 360	160 260 700	mV mV mV
I _{SC}	Short-Circuit Current		•	±25	±55		mA
Is	Supply Current		•		15	22	mA
	Disable Supply Current	$V_{\overline{SHDN}} = 0.3V$	•		0.45	1.5	mA
ISHDN	SHDN Pin Current	$V_{\overline{SHDN}} = 0.3V$	•		170	450	μA
	Shutdown Output Leakage Current	$V_{\overline{SHDN}} = 0.3V$	•		1.2		μA
VL	SHDN Pin Input Voltage LOW		•			0.3	V
V _H	SHDN Pin Input Voltage HIGH		•	V ⁺ - 0.5			V
t _{ON}	Turn-On Time	$V_{\overline{SHDN}} = 0.3V$ to 4.5V, $R_L = 100\Omega$	•		80		ns
t _{OFF}	Turn-Off Time	$V_{\overline{SHDN}} = 4.5V$ to 0.3V, $R_L = 100\Omega$	•		50		ns
GBW	Gain Bandwidth Product	Frequency = 6MHz	•	125	290		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 1k$, $V_0 = \pm 4V$, Measured at $V_0 = \pm 3V$	•	50	100		V/µs
FPBW	Full Power Bandwidth	$V_0 = 8V_{P-P}$	•		4		MHz

Note 1: Absolute maximum ratings are those values beyond which the life of the device may be impaired.

Note 2: The inputs are protected by back-to-back diodes. If the differential input voltage exceeds 1.4V, the input current should be limited to less than 10mA.



ELECTRICAL CHARACTERISTICS

Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.

Note 4: The LT1806C/LT1806I and LT1807C/LT1807I are guaranteed functional over the temperature range of -40°C and 85°C.

Note 5: The LT1806C/LT1807C are guaranteed to meet specified performance from 0°C to 70°C. The LT1806C/LT1807C are designed, characterized and expected to meet specified performance from -40°C to 85°C but are not tested or QA sampled at these temperatures. The LT1806I/LT1807I are guaranteed to meet specified performance from -40°C to 85°C.

Note 6: Minimum supply voltage is guaranteed by power supply rejection ratio test.


Note 7: Output voltage swings are measured between the output and power supply rails.

Note 8: This parameter is not 100% tested.


Note 9: Thermal resistance varies depending upon the amount of PC board metal attached to the V⁻ pin of the device. θ_{JA} is specified for a certain amount of 2oz copper metal trace connecting to the V⁻ pin as described in the thermal resistance tables in the Applications Information section.


Note 10: Matching parameters are the difference between the two amplifiers of the LT1807.


TYPICAL PERFORMANCE CHARACTERISTICS














Minimum Supply Voltage




Output Short-Circuit Current vs Power Supply Voltage




Supply Current vs SHDN Pin Voltage




SH<u>DN Pi</u>n Current vs SHDN Pin Voltage







Open-Loop Gain





Warm-Up Drift vs Time (LT1806S8)

TYPICAL PERFORMANCE CHARACTERISTICS

DFFSET VOLTAGE (mV)

0.5

0

-0.5

-1.0

-1.5

-2.0

-2.5

12

10

8

6

4

2

0

0.1


NOISE CURRENT (pA/VHz)

-100-80-60-40-20

 $V_{\rm S} = 5V, 0V$

NPN ACTIVE

 $V_{CM} = 4.5V$



2.5 2.0 1.5 1.0 $T_A = 125^{\circ}C$ 1.5

0

OUTPUT CURRENT (mA)

Input Noise Current vs Frequency

PNP ACTIVE

V_{CM} = 2.5V

 $T_A = -55^{\circ}C$

40 60 80 100


18067 G17

18067 G19


100


20

Offset Voltage vs Output Current




0.1Hz to 10Hz Output Voltage Noise






Gain Bandwidth and Phase Margin vs Supply Voltage




Gain Bandwidth and Phase Margin vs Temperature

FREQUENCY (kHz)


10




Slew Rate vs Temperature




















Distortion vs Frequency




Maximum Undistorted Output Signal vs Frequency




 $\pm 5V$ Large-Signal Response




$\pm 5V$ Small-Signal Response



5V Large-Signal Response







APPLICATIONS INFORMATION

Rail-to-Rail Characteristics

The LT1806/LT1807 have input and output signal range that covers from negative power supply to positive power supply. Figure 1 depicts a simplified schematic of the amplifier. The input stage is comprised of two differential amplifiers, a PNP stage Q1/Q2 and a NPN stage Q3/Q4 that are active over different ranges of common mode input voltage. The PNP differential pair is active between the negative supply to approximately 1.5V below the positive supply. As the input voltage moves closer toward the positive supply, the transistor Q5 will steer the tail current I_1 to the current mirror Q6/Q7, activating the NPN differential pair. The PNP pair becomes inactive for the rest of the input common mode range up to the positive supply.

A pair of complementary common emitter stages Q14/ Q15 that enable the output to swing from rail to rail constructs the output stage. The capacitors C1 and C2 form the local feedback loops that lower the output




Figure 1. LT1806 Simplified Schematic Diagram



APPLICATIONS INFORMATION

impedance at high frequency. These devices are fabricated on Linear Technology's proprietary high speed complementary bipolar process.

Power Dissipation

The LT1806/LT1807 amplifiers combine high speed with large output current in a small package, so there is a need to ensure that the die's junction temperature does not exceed 150°C. The LT1806 is housed in an SO-8 package or a 6-lead SOT-23 package and the LT1807 is in an SO-8 or 8-lead MSOP package. All packages have the V⁻ supply pin fused to the lead frame to enhance the thermal conductance when connecting to a ground plane or a large metal trace. Metal trace and plated through-holes can be used to spread the heat generated by the device to the backside of the PC board. For example, on a 3/32" FR-4 board with 2oz copper, a total of 660 square millimeters connects to Pin 4 of LT1807 in an SO-8 package (330 square millimeters on each side of the PC board) will bring the thermal resistance, θ_{JA} , to about 85°C/W. Without extra metal trace beside the power line connecting to the V⁻ pin to provide a heat sink, the thermal resistance will be around 105°C/W. More information on thermal resistance for all packages with various metal areas connecting to the V⁻ pin is provided in Tables 1, 2 and 3.

Table 1. LT1806 6-Lead SOT-23 Package

BOARD AREA (mm ²)	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)					
2500	135°C/W					
2500	145°C/W					
2500	160°C/W					
2500	200°C/W					
	(mm ²) 2500 2500 2500					

Device is mounted on topside.

Table 2. LT1806/LT1807 SO-8 Package

COPPER AREA			
TOPSIDE (mm ²)	BACKSIDE (mm ²)	BOARD AREA (mm ²)	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
1100	1100	2500	65°C/W
330	330	2500	85°C/W
35	35	2500	95°C/W
35	0	2500	100°C/W
0	0	2500	105°C/W

Device is mounted on topside.



TADIE J. LI 1007 O'LEAU WIJOF FAGRAYE									
COPPE	COPPER AREA								
TOPSIDE (mm ²)	BACKSIDE (mm ²)	BOARD AREA (mm ²)	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)						
540	540	2500	110°C/W						
100	100	2500	120°C/W						
100	0	2500	130°C/W						
30	0	2500	135°C/W						
0	0	2500	140°C/W						

Table 3. LT1807 8-Lead MSOP Package

Device is mounted on topside.

Junction temperature T_J is calculated from the ambient temperature T_A and power dissipation P_D as follows:

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{A}} + (\mathsf{P}_{\mathsf{D}} \bullet \theta_{\mathsf{J}} \mathsf{A})$$

The power dissipation in the IC is the function of the supply voltage, output voltage and the load resistance. For a given supply voltage, the worst-case power dissipation $P_{D(MAX)}$ occurs at the maximum quiescent supply current and at the output voltage which is half of either supply voltage (or the maximum swing if it is less than 1/2 the supply voltage). $P_{D(MAX)}$ is given by:

$$P_{D(MAX)} = (V_{S} \bullet I_{S(MAX)}) + (V_{S}/2)^{2}/R_{L}$$

Example: An LT1807 in SO-8 mounted on a 2500mm² area of PC board without any extra heat spreading plane connected to its V⁻ pin has a thermal resistance of 105°C/W, θ_{JA} . Operating on ±5V supplies with both amplifiers simultaneously driving 50 Ω loads, the worst-case power dissipation is given by:

$$P_{D(MAX)} = 2 \cdot (10 \cdot 14mA) + 2 \cdot (2.5)^{2}/50$$
$$= 0.28 + 0.25 = 0.53W$$

The maximum ambient temperature that the part is allowed to operate is:

$$T_{A} = T_{J} - (P_{D(MAX)} \bullet 105^{\circ}C/W)$$

= 150°C - (0.53W • 105°C/W) = 94°C

To operate the device at higher ambient temperature, connect more metal area to the V^- pin to reduce the thermal resistance of the package as indicated in Table 2.

APPLICATIONS INFORMATION

Input Offset Voltage

The offset voltage will change depending upon which input stage is active and the maximum offset voltage is guaranteed to less than 550 μ V. To maintain the precision characteristics of the amplifier, the change of V_{OS} over the entire input common mode range (CMRR) is limited to be less than 550 μ V on a single 5V and 3V supply.

Input Bias Current

The input bias current polarity depends on a given input common voltage at which the input stage is operating. When the PNP input stage is active, the input bias currents flow out of the input pins. When the NPN input stage is activated, the input bias current flows into the input pins. Because the input offset current is less than the input bias current, matching the source resistances at the input pins will reduce total offset error.

Output

The LT1806/LT1807 can deliver a large output current, so the short-circuit current limit is set around 90mA to prevent damage to the device. Attention must be paid to keep the junction temperature of the IC below the absolute maximum rating of 150°C (refer to the Power Dissipation section) when the output is continuously short-circuited. The output of the amplifier has reverse-biased diodes connected to each supply. If the output is forced beyond either supply, unlimited current will flow through these diodes. If the current is transient and limited to one hundred milliamps or less, no damage to the device will occur.

Overdrive Protection

When the input voltage exceeds the power supplies, two pairs of crossing diodes D1 to D4 will prevent the output from reversing polarity. If the input voltage exceeds either power supply by 700mV, diode D1/D2 or D3/D4 will turn on to keep the output at the proper polarity. For the phase reversal protection to perform properly, the input current must be limited to less than 5mA. If the amplifier is severely overdriven, an external resistor should be used to limit the overdrive current.

The LT1806/LT1807's input stages are also protected against large differential input voltages of 1.4V or higher by a pair of back-to-back diodes, D5/D8, that prevent the emitter-base breakdown of the input transistors. The current in these diodes should be limited to less than 10mA when they are active. The worst-case differential input voltage usually occurs when the input is driven while the output is shorted to ground in a unity gain configuration. In addition, the amplifier is protected against ESD strikes up to 3kV on all pins by a pair of protection diodes, ESDD1 to ESDD6, on each pin that are connected to the power supplies as shown in Figure 1.

Capacitive Load

The LT1806/LT1807 are optimized for high bandwidth and low distortion applications. They can drive a capacitive load of about 20pF in a unity-gain configuration, and more for higher gain. When driving a larger capacitive load, a resistor of 10Ω to 50Ω should be connected between the output and the capacitive load to avoid ringing or oscillation. The feedback should still be taken from the output so that the resistor will isolate the capacitive load to ensure stability. Graphs on capacitive loads indicate the transient response of the amplifier when driving the capacitive load with a specified series resistor.

Feedback Components

When feedback resistors are used to set up gain, care must be taken to ensure that the pole formed by the feedback resistors and the total capacitance at the inverting input does not degrade stability. For instance, the LT1806/ LT1807 in a noninverting gain of 2, set up with two 1k resistors and a capacitance of 3pF (part plus PC board) will probably ring in transient response. The pole is formed at 106MHz that will reduce phase margin by 34 degrees when the crossover frequency of the amplifier is around 70MHz. A capacitor of 3pF or higher connected across the feedback resistor will eliminate any ringing or oscillation.



APPLICATIONS INFORMATION

SHDN Pin

The LT1806 has a SHDN pin to reduce the supply current to less than 0.9mA. When the SHDN pin is pulled low, it will generate a signal to power down the device. If the pin is left unconnected, an internal pull-up resistor of 40k will keep the part fully operating as shown in Figure 1. The output

will be high impedance during shutdown, and the turn-on and turn-off time is less than 100ns. Because the input is protected by a pair of back to back diodes, the input signal will feed through to the output during shutdown mode if the amplitude of signal between the inputs is larger than 1.4V.

TYPICAL APPLICATIONS

Driving A/D Converter

The LT1806/LT1807 have 60ns settling time to 0.01% on a 2V step signal, and 20Ω output impedance at 100MHz, that makes them ideal for driving high speed A/D converters. With the rail-to-rail input and output, and low supply voltage operation, the LT1806/LT1807 are also desirable for single supply applications. As shown in the application on the front page of this data sheet, the LT1807 drives a 10Msps, 12-bit, LTC1420 ADC in a gain of 20. Driving the LTC1420 differentially will optimize the signal-to-noise ratio, SNR, and the total harmonic distortion, THD, of the A/D converter. The lowpass filter, R5, R6 and C3 reduce noise or distortion products that might come from the input signal. High quality capacitors and resistors, NPO chip capacitor and metal film surface mount resistors, should be used since these components can add to distortion. The voltage glitch of the converter, due to its sampling nature is buffered by the LT1807, and the ability of the amplifier to settle it quickly will affect the spurious free dynamic range of the system. Figure 2 depicts the LT1806 driving LTC1420 at noninverting gain of 2 configuration. The FFT responses show a better than 92dB of spurious free dynamic range, SFDR.




Figure 2. Noninverting A/D Driver




Figure 3. 4096 Point FFT Response



TYPICAL APPLICATIONS

Single Supply Video Line Driver

The LT1806/LT1807 are wideband rail-to-rail op amps with large output current that allows them to drive video signals in low supply applications. Figure 4 depicts a single supply video line driver with AC coupling to minimize the quiescent power dissipation. Resistors R1 and R2 are used to level-shift the input and output to provide the largest signal swing. The gain of 2 is set up with R3 and R4 to restore the signal at V_{OUT} , which is attenuated by 6dB due to the matching of the 75 Ω line with the back-terminated

resistor, R5. The back termination will eliminate any reflection of the signal that comes from the load. The input termination resistor, R_T , is optional—it is used only if matching of the incoming line is necessary. The values of C1, C2 and C3 are selected to minimize the droop of the luminance signal. In some less stringent requirements, the value of capacitors could be reduced. The –3dB bandwidth of the driver is about 90MHz on 5V supply, and the amount of peaking will vary upon the value of capacitor C4.




Figure 4. 5V Single Supply Video Line Driver




Figure 5. Video Line Driver Frequency Response



TYPICAL APPLICATIONS

Single 3V Supply, 4MHz, 4th Order Butterworth Filter

Benefiting from a low voltage supply operation, low distortion and rail-to-rail output of LT1806/LT1807, a low distortion filter that is suitable for antialiasing can be built as shown in Figure 6. On a 3V supply, the filter built with LT1807 has a passband of 4MHz with 2.5V_{P-P} signal and stopband that is greater than 70dB to frequency of 100MHz. As an option to minimize the DC offset voltage at the output, connect a series resistor of 365Ω and a bypass capacitor at the noninverting inputs of the amplifiers as shown in Figure 6.




Figure 6. Single 3V Supply, 4MHz, 4th Order Butterworth Filter




Figure 7. Filter Frequency Response




TYPICAL APPLICATIONS


1MHz Series Resonant Crystal Oscillator with Square and Sinusoid Outputs

Figure 8 shows a classic 1MHz series resonant crystal oscillator. At series resonance, the crystal is a low impedance and the positive feedback connection is what brings about oscillation at the series resonance frequency. The RC feedback around the other path ensures that the circuit does not find a stable DC operating point and refuse to oscillate. The comparator output is a 1MHz square wave with a measured jitter of $28p_{RMS}$ with a 5V supply and $40p_{RMS}$ with a 3V supply. On the other side of the crystal, however, is an excellent looking sine wave except for the fact of the small high frequency glitch caused by the fast

edge and the crystal capacitance (middle trace of Figure 9). Sinusoid amplitude stability is maintained by the fact that the sine wave is basically a filtered version of the square wave; the usual amplitude control loops associated with sinusoidal oscillators are not immediately necessary.¹ One can make use of this sine wave by buffering and filtering it, and this is the combined task of the LT1806. It is configured as a bandpass filter with a Q of 5 and does a good job of cleaning up and buffering the sine wave. Distortion was measured at -70dBc and -60dBc on the second and third harmonics.

¹Amplitude will be a linear function of comparator output swing, which is supply dependent and therefore controllable. The important difference here is that any added amplitude stabilization loop will not be faced with the classical task of avoiding regions of nonoscillation versus clipping.









Figure 9. Oscillator Waveforms with $V_S = 3V$. Top Trace is Comparator Output. Middle Trace is Crystal Feedback to Pin 2 at LT1713. Bottom Trace is Buffered, Inverted and Bandpass Filtered with a Q of 5 by the LT1806





PACKAGE DESCRIPTION


Dimensions in inches (millimeters) unless otherwise noted.


S6 Package 6-Lead Plastic SOT-23 (Reference LTC DWG # 05-08-1634) (Reference LTC DWG # 05-08-1636)











<u>1.90</u> (.074)

REF

NOTE:


- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS ARE IN MILLIMETERS (INCHES)

- 3. DRAWING NOT TO SCALE 4. DIMENSIONS ARE INCLUSIVE OF PLATING 5. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR 6. MOLD FLASH SHALL NOT EXCEED .254mm 7. PACKAGE EIAJ REFERENCE IS: SC-74A (EIAJ) FOR ORIGINAL JEDEC MO-193 FOR THIN



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

MS8 Package 8-Lead Plastic MSOP (Reference LTC DWG # 05-08-1660)



* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE


** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.





FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE



TYPICAL APPLICATION

FET Input, Fast, High Gain Photodiode Amplifier

Figure 10 shows a fast, high gain transimpedance amplifier applied to a photodiode. A JFET buffer is used for its extremely low input bias current and high speed. The LT1097 and 2N3904 keep the JFET biased at I_{DSS} for zero offset and lowest voltage noise. The JFET then drives the LT1806, with R_F closing the high speed loop back to the JFET input and setting the transimpedance gain. C4 helps improve the phase margin of the fast loop. Output voltage noise density was measured as $9nV/\sqrt{Hz}$ with R_F short circuited. With R_F varied from 100k to 1M, total output

noise was below $1mV_{RMS}$ measured over a 10MHz bandwidth. Table 4 shows results achieved with various values of R_F and Figure 11 shows the time domain response with $R_F = 499k$.

Table 4. Results	Achieved fo	or Various	B - ·	1 21/	Autnut Ston
Table 4. nesulis	ACIIIEVEU II	ul valious	nF,	1.20	Output Step

R _F	10% to 90% RISE TIME	–3dB Bandwidth		
100k	64ns	6.8MHz		
200k	94ns	4.6MHz		
499k	154ns	3MHz		
1M	263ns	1.8MHz		




Figure 10. Fast, High Gain Photodiode Amplifier




Figure 11. Step Response with $R_F = 499k$

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1395	400MHz Current Feedback Amplifier	800V/µs Slew Rate, Shutdown
LT1399	Triple 300MHz Current Feedback Amplifier	0.1dB Gain Flatness to 150MHz, Shutdown
LT1632/LT1633	Dual/Quad 45MHz, 45V/µs Rail-to-Rail Input and Output Amplifiers	High DC Accuracy 1.35mV V _{OS(MAX)} , 70mA Output Current, Max Supply Current 5.2mA/Amp
LT1809/LT1810	Single/Dual 180MHz Input and Output Rail-to-Rail Amplifiers	$350V/\mu s$ Slew Rate, Shutdown, Low Distortion –90dBc at 5MHz

