



# MC14512B

## 8-CHANNEL DATA SELECTOR

The MC14512B is an 8-channel data selector constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This data selector finds primary application in signal multiplexing functions. It may also be used for data routing, digital signal switching, signal gating, and number sequence generation.

- Diode Protection on All Inputs
- Single Supply Operation
- 3-State Output (Logic "1", Logic "0", High Impedance)
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range



L SUFFIX  
CERAMIC  
CASE 620



P SUFFIX  
PLASTIC  
CASE 648



D SUFFIX  
SOIC  
CASE 751B

### ORDERING INFORMATION

MC14XXXBCP Plastic  
MC14XXXBCL Ceramic  
MC14XXXBD SOIC

TA = -55° to 125°C for all packages.


### MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	± 10	mA
P <sub>D</sub>	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P and D/DW" Packages: -7.0 mW/°C From 65°C To 125°C  
Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C

### PIN ASSIGNMENT



### TRUTH TABLE

C	B	A	INHIBIT	DISABLE	Z
0	0	0	0	0	X0
0	0	1	0	0	X1
0	1	0	0	0	X2
0	1	1	0	0	X3
1	0	0	0	0	X4
1	0	1	0	0	X5
1	1	0	0	0	X6
1	1	1	0	0	X7
X	X	X	1	0	0
X	X	X	X	1	High Impedance

X = Don't Care

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

# MC14512B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	-55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level VOL	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	"1" Level VOH	5.0	4.95	—	4.95	5.0	—	4.95	—	
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	"0" Level V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	"1" Level V <sub>IH</sub>	5.0	3.5	—	3.5	2.75	—	3.5	—	
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11	—	11	8.25	—	11	—	
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	Source IOH	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mAdc
		5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	
		10	-1.6	—	-1.3	-2.25	—	-0.9	—	
		15	-4.2	—	-3.4	-8.8	—	-2.4	—	
	Sink IOL	5.0	0.64	—	0.51	0.88	—	0.36	—	
		10	1.6	—	1.3	2.25	—	0.9	—	
15	4.2	—	3.4	8.8	—	2.4	—	—		
Input Current	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0	—	5.0	—	0.005	5.0	—	150	μAdc
		10	—	10	—	0.010	10	—	300	
		15	—	20	—	0.015	20	—	600	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0	I <sub>T</sub> = (0.8 μA/kHz) f + I <sub>DD</sub>							μAdc
		10	I <sub>T</sub> = (1.6 μA/kHz) f + I <sub>DD</sub>							
		15	I <sub>T</sub> = (2.4 μA/kHz) f + I <sub>DD</sub>							
Three-State Leakage Current	I <sub>TL</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±3.0	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V/k$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.

# MC14512B


**SWITCHING CHARACTERISTICS** ( $C_L = 50$  pF,  $T_A = 25^\circ\text{C}$ , See Figure 1)

Characteristic	Symbol	$V_{DD}$	All Types		Unit
			Typ #	Max	
Output Rise and Fall Time $t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	$t_{TLH}, t_{THL}$	5.0 10 15	100 50 40	200 100 80	ns
Propagation Delay Time (Figure 2) Inhibit, Control, or Data to Z	$t_{PLH}$	5.0 10 15	330 125 85	650 250 170	ns
Propagation Delay Time (Figure 2) Inhibit, Control, or Data to Z	$t_{PHL}$	5.0 10 15	330 125 85	650 250 170	ns
3-State Output Delay Times (Figure 3) "1" or "0" to High Z, and High Z to "1" or "0"	$t_{PHZ}, t_{PLZ}, t_{PZH}, t_{PZL}$	5.0 10 15	60 35 30	150 100 75	ns


\*The formulas given are for the typical characteristics only at  $25^\circ\text{C}$ .

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**FIGURE 1 -- POWER DISSIPATION TEST CIRCUIT AND WAVEFORM**




**FIGURE 2 -- AC TEST CIRCUIT AND WAVEFORMS**




# MC14512B

FIGURE 3 - 3-STATE AC TEST CIRCUIT AND WAVEFORM



## LOGIC DIAGRAM





**MOTOROLA**

# MC14513B

## BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER

The MC14513B BCD-to-seven segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4-bit storage latch, an 8421 BCD-to-seven segment decoder, and has output drive capability. Lamp test (LT), blanking (BI), and latch enable (LE) inputs are used to test the display, to turn-off or pulse modulate the brightness of the display, and to store a BCD code, respectively. The Ripple Blanking Input (RBI) and Ripple Blanking Output (RBO) can be used to suppress either leading or trailing zeroes. It can be used with seven-segment light emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.


Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Low Logic Circuit Power Dissipation
- High-current Sourcing Outputs (Up to 25 mA)
- Latch Storage of Binary Input
- Blanking Input
- Lamp Test Provision
- Readout Blanking on all Illegal Input Combinations
- Lamp Intensity Modulation Capability
- Time Share (Multiplexing) Capability
- Adds Ripple Blanking In, Ripple Blanking Out to MC14511B
- Supply Voltage Range = 3.0 V to 18 V
- Capable of Driving Two Low-Power TTL Loads, One Low-power Schottky TTL Load to Two HTL Loads Over the Rated Temperature Range.


## CMOS MSI

(LOW-POWER COMPLEMENTARY MOS)

### BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER WITH RIPPLE BLANKING



**L SUFFIX**  
CERAMIC PACKAGE  
CASE 726




**P SUFFIX**  
PLASTIC PACKAGE  
CASE 707

#### ORDERING INFORMATION

MC14XXXBCP (Plastic Package)  
MC14XXXBCL (Ceramic Package)

T<sub>A</sub> = -55°C to +125°C for all packages

#### PIN ASSIGNMENT



#### MAXIMUM RATINGS\* (Voltages referenced to V<sub>SS</sub>)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
DC Current Drain per Input Pin	I	10	mA
Operating Temperature Range†	T <sub>A</sub>	-55 to +125	°C
Power Dissipation, per Package‡	P <sub>D</sub>	500	mW
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Maximum Continuous Output Drive Current (Source) per Output	I <sub>OHmax</sub>	25	mA
Maximum Continuous Output Power (Source) per Output‡	POHmax	50	mW

‡ POHmax = I<sub>OH</sub>(V<sub>DD</sub> - V<sub>OH</sub>)

\*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P and D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. A destructive high current mode may occur if V<sub>in</sub> and V<sub>out</sub> is not constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Due to the sourcing capability of this circuit, damage can occur to the device if V<sub>DD</sub> is applied, and the outputs are shorted to V<sub>SS</sub> and are at a logical 1 (see Maximum Ratings).

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

TRUTH TABLE														
INPUTS								OUTPUTS						
RBI	LE	BI	LT	D	C	B	A	RBO	a	b	c	d	DISPLAY	
X	X	X	0	X	X	X	X	X	1	1	1	1	1	9
X	X	0	1	X	X	X	X	X	0	0	0	0	0	Blank
1	0	1	1	0	0	0	0	1	0	0	0	0	0	Blank
0	0	1	1	0	0	0	0	0	1	1	1	1	1	0
X	0	1	1	0	0	0	1	0	0	1	1	0	0	1
X	0	1	1	0	0	1	0	0	1	1	0	1	0	2
X	0	1	1	0	0	1	1	0	1	1	0	0	1	3
X	0	1	1	0	1	0	0	0	0	1	1	0	1	4
X	0	1	1	0	1	0	1	0	1	0	1	1	0	5
X	0	1	1	0	1	1	0	0	1	0	1	1	1	6
X	0	1	1	0	1	1	1	0	1	1	0	1	1	7
X	0	1	1	1	0	0	0	0	1	1	1	1	1	8
X	0	1	1	1	0	0	1	0	1	1	1	0	1	8
X	0	1	1	1	0	0	1	1	1	1	0	1	1	9
X	0	1	1	1	0	1	0	0	0	0	0	0	0	Blank
X	0	1	1	1	0	1	1	0	0	0	0	0	0	Blank
X	0	1	1	1	1	0	0	0	0	0	0	0	0	Blank
X	0	1	1	1	1	1	0	0	0	0	0	0	0	Blank
X	0	1	1	1	1	1	1	0	0	0	0	0	0	Blank
X	1	1	1	X	X	X	X	1	*	*	*	*	*	*

\* Don't Care

† RBI = RBI (5 C, B A); indicated by other (mark) of table

‡ Depends upon the BCD code previously applied when LE = 0

# MC14513B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to $V_{SS}$ )

Characteristic	Symbol	VDD Vdc	-55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage — Segment Outputs "0" Level $V_{in} = V_{DD}$ or 0	VOL	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
"1" Level $V_{in} = 0$ or $V_{DD}$	VOH	5.0	4.1	—	4.1	5.0	—	4.1	—	Vdc
		10	9.1	—	9.1	10	—	9.1	—	
Output Voltage — RBO Output "0" Level $V_{in} = V_{DD}$ or 0	VOL	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
"1" Level $V_{in} = 0$ or $V_{DD}$	VOH	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
Input Voltage # "0" Level ( $V_O = 3.8$ or $0.5$ Vdc) ( $V_O = 8.8$ or $1.0$ Vdc) ( $V_O = 13.8$ or $1.5$ Vdc)	VIL	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
"1" Level ( $V_O = 0.5$ or $3.8$ Vdc) ( $V_O = 1.0$ or $8.8$ Vdc) ( $V_O = 1.5$ or $13.8$ Vdc)	VIH	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
Output Drive Voltage — Segments Source ( $I_{OH} = 0$ mA) ( $I_{OH} = 5.0$ mA) ( $I_{OH} = 10$ mA) ( $I_{OH} = 15$ mA) ( $I_{OH} = 20$ mA) ( $I_{OH} = 25$ mA)	VOH	5.0	4.1	—	4.1	4.57	—	4.1	—	Vdc
						4.24	—			
(10 mA) (15 mA) (20 mA) (25 mA)	10	9.1	—	—	9.1	9.58	—	9.1	—	Vdc
						9.26	—			
(10 mA) (15 mA) (20 mA) (25 mA)	15	14.1	—	—	14.1	14.59	—	14.1	—	Vdc
						14.27	—			
(10 mA) (15 mA) (20 mA) (25 mA)		14	—	—	14	14.18	—	13.6	—	
						14.07	—			
(10 mA) (15 mA) (20 mA) (25 mA)		13.6	—	—	13.6	13.95	—	13.2	—	
						13.80	—			

(continued)

# MC14513B

## ELECTRICAL CHARACTERISTICS — continued (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> V <sub>dC</sub>	-55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Drive Current — RBO Output Source (V <sub>OH</sub> = 2.5 V) (V <sub>OH</sub> = 9.5 V) (V <sub>OH</sub> = 13.5 V)	I <sub>OH</sub>	5.0	-0.40	—	-0.32	-0.64	—	-0.22	—	mAdc
		10	-0.21	—	-0.17	-0.34	—	-0.12	—	
		15	-0.81	—	-0.66	-1.30	—	-0.46	—	
(V <sub>OL</sub> = 0.4 V) (V <sub>OL</sub> = 0.5 V) (V <sub>OL</sub> = 1.5 V)	I <sub>OL</sub>	5.0	0.18	—	0.15	0.29	—	0.10	—	mAdc
		10	0.47	—	0.38	0.75	—	0.26	—	
		15	1.80	—	1.50	2.90	—	1.0	—	
Output Drive Current — Segments Sink (V <sub>OL</sub> = 0.4 V) (V <sub>OL</sub> = 0.5 V) (V <sub>OL</sub> = 1.5 V)	I <sub>OL</sub>	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
		10	1.6	—	1.3	2.25	—	0.9	—	
		15	4.2	—	3.4	8.8	—	2.4	—	
Input Current	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package) V <sub>in</sub> = 0 or V <sub>DD</sub> , I <sub>out</sub> = 0 μA	I <sub>DD</sub>	5.0	—	5.0	—	0.005	5.0	—	150	μAdc
		10	—	10	—	0.010	10	—	300	
		15	—	20	—	0.015	20	—	600	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0	I <sub>T</sub> = (1.9 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (3.8 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (5.7 μA/kHz) f + I <sub>DD</sub>							μAdc
		10								
		15								

#Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level =

1.0 Vdc min @ V<sub>DD</sub> = 5.0 Vdc

2.0 Vdc min @ V<sub>DD</sub> = 10 Vdc

2.5 Vdc min @ V<sub>DD</sub> = 15 Vdc


\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L - 50) V_{DD} f$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V<sub>DD</sub> in Vdc, and f in kHz is input frequency.

FIGURE 1 — DYNAMIC POWER DISSIPATION  
SIGNAL WAVEFORMS



# MC14513B

SWITCHING CHARACTERISTICS\* ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	VDD Vdc	All Types			Unit
			Min	Typ	Max	
Output Rise Time - Segment Outputs	$t_{TLH}$	5.0	-	40	80	ns
		10	-	30	60	
		15	-	25	50	
Output Rise Time - RBO Output	$t_{TLH}$	5.0	-	480	960	ns
		10	-	240	480	
		15	-	190	380	
Output Fall Time - Segment Outputs* $t_{THL} = (1.5 \text{ ns/pF}) C_L + 50 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 37.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 37.5 \text{ ns}$	$t_{THL}$	5.0	-	125	250	ns
		10	-	75	150	
		15	-	65	130	
		15	-	65	130	
Output Fall Time - RBO Outputs $t_{THL} = (3.25 \text{ ns/pF}) C_L + 107.5 \text{ ns}$ $t_{THL} = (1.35 \text{ ns/pF}) C_L + 67.5 \text{ ns}$ $t_{THL} = (0.95 \text{ ns/pF}) C_L + 62.5 \text{ ns}$	$t_{THL}$	5.0	-	270	540	ns
		10	-	135	270	
		15	-	110	220	
		15	-	110	220	
Propagation Delay Time - A, B, C, D Inputs* $t_{PLH} = (0.40 \text{ ns/pF}) C_L + 620 \text{ ns}$ $t_{PLH} = (0.25 \text{ ns/pF}) C_L + 237.5 \text{ ns}$ $t_{PLH} = (0.20 \text{ ns/pF}) C_L + 165 \text{ ns}$ $t_{PHL} = (1.3 \text{ ns/pF}) C_L + 655 \text{ ns}$ $t_{PHL} = (0.60 \text{ ns/pF}) C_L + 260 \text{ ns}$ $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 182.5 \text{ ns}$	$t_{PLH}$	5.0	-	640	1280	ns
		10	-	250	500	
		15	-	175	350	
	$t_{PHL}$	5.0	-	720	1440	ns
		10	-	290	580	
		15	-	200	400	
Propagation Delay Time - RBI and BI Inputs* $t_{PLH} = (1.05 \text{ ns/pF}) C_L + 547.5 \text{ ns}$ $t_{PLH} = (0.45 \text{ ns/pF}) C_L + 177.5 \text{ ns}$ $t_{PLH} = (0.30 \text{ ns/pF}) C_L + 135 \text{ ns}$ $t_{PHL} = (0.85 \text{ ns/pF}) C_L + 442.5 \text{ ns}$ $t_{PHL} = (0.45 \text{ ns/pF}) C_L + 177.5 \text{ ns}$ $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 142.5 \text{ ns}$	$t_{PLH}$	5.0	-	600	750	ns
		10	-	200	300	
		15	-	150	220	
	$t_{PHL}$	5.0	-	485	970	ns
		10	-	200	400	
		15	-	160	320	
Propagation Delay Time - LT Input* $t_{PLH} = (0.45 \text{ ns/pF}) C_L + 290.5 \text{ ns}$ $t_{PLH} = (0.25 \text{ ns/pF}) C_L + 112.5 \text{ ns}$ $t_{PLH} = (0.20 \text{ ns/pF}) C_L + 80 \text{ ns}$ $t_{PHL} = (1.3 \text{ ns/pF}) C_L + 248 \text{ ns}$ $t_{PHL} = (0.45 \text{ ns/pF}) C_L + 102.5 \text{ ns}$ $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 72.5 \text{ ns}$	$t_{PLH}$	5.0	-	313	625	ns
		10	-	125	250	
		15	-	90	180	
	$t_{PHL}$	5.0	-	313	625	ns
		10	-	125	250	
		15	-	90	180	
Setup Time	$t_{su}$	5.0	100	-	-	ns
		10	40	-	-	
		15	30	-	-	
Hold Time	$t_h$	5.0	60	-	-	ns
		10	40	-	-	
		15	30	-	-	
Latch Enable Pulse Width	$t_{WL}(LE)$	5.0	520	260	-	ns
		10	220	110	-	
		15	130	65	-	


\*The formulas given are for the typical characteristics only.




# MC14513B

FIGURE 2 – DYNAMIC SIGNAL WAVEFORMS


a. Data Propagation Delay: Inputs RBI, D and LE low, and Inputs A, B,  $\overline{B\overline{T}}$  and  $\overline{L\overline{T}}$  high




b. Inputs A, B, D and LE low, and Inputs RBI,  $\overline{B\overline{T}}$  and  $\overline{L\overline{T}}$  high.



c. Setup and Hold Times Input RBI and D low, Inputs A, B,  $\overline{B\overline{T}}$  and  $\overline{L\overline{T}}$  high.




d. Pulse Width: Data DCBA strobed into latches.




# MC14513B

## CONNECTIONS TO VARIOUS DISPLAY READOUTS




# MC14513B

## LOGIC DIAGRAM



## TYPICAL APPLICATIONS FOR RIPPLE BLANKING



# MC14513B

## TYPICAL APPLICATIONS FOR RIPPLE BLANKING (Cont)

