



**MOTOROLA**

**MC14516B**

### BINARY UP/DOWN COUNTER

The MC14516B synchronous up/down binary counter is constructed with MOS P-channel and N-channel enhancement mode devices in a monolithic structure.

This counter can be preset by applying the desired value, in binary, to the Preset inputs (P0, P1, P2, P3) and then bringing the Preset Enable (PE) high. The direction of counting is controlled by applying a high (for up counting) or a low (for down counting) to the UP/DOWN input. The state of the counter changes on the positive transition of the clock input.

Cascading can be accomplished by connecting the Carry Out to the Carry In of the next stage while clocking each counter in parallel. The outputs (Q0, Q1, Q2, Q3) can be reset to a low state by applying a high to the reset (R) pin.

This CMOS counter finds primary use in up/down and difference counting. Other applications include: (1) Frequency synthesizer applications where low power dissipation and/or high noise immunity is desired, (2) Analog-to-digital and digital-to-analog conversions, and (3) Magnitude and sign generation.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Internally Synchronous for High Speed
- Logic Edge-Clocked Design — Count Occurs on Positive Going Edge of Clock
- Single Pin Reset
- Asynchronous Preset Enable Operation
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky Load Over the Rated Temperature Range

### MAXIMUM RATINGS\* (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P" and D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C

### TRUTH TABLE


Carry In	Up/Down	Preset Enable	Reset	Clock	Action
1	X	0	0	X	No Count
0	1	0	0	/	Count Up
0	0	0	0	/	Count Down
X	X	1	0	X	Preset
X	X	X	1	X	Reset

X = Don't Care

Note: When counting up, the Carry Out signal is normally high and is low only when Q0 through Q3 are high and Carry In is low. When counting down, Carry Out is low only when Q0 through Q3 and Carry In are low.



L SUFFIX  
CERAMIC  
CASE 620



P SUFFIX  
PLASTIC  
CASE 648



D SUFFIX  
SOIC  
CASE 751B

### ORDERING INFORMATION


MC14XXXBCP Plastic

MC14XXXBCL Ceramic

MC14XXXBD SOIC

T<sub>A</sub> = -55° to 125°C for all packages.

### BLOCK DIAGRAM



V<sub>DD</sub> = Pin 16

V<sub>SS</sub> = Pin 8

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

# MC14516B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	-55°C		25°C		125°C		Unit
			Min	Max	Min	Typ #	Max	Min	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05
		10	—	0.05	—	0	0.05	—	0.05
		15	—	0.05	—	0	0.05	—	0.05
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—
		10	9.95	—	9.95	10	—	9.95	—
		15	14.95	—	14.95	15	—	14.95	—
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.5
		10	—	3.0	—	4.50	3.0	—	3.0
		15	—	4.0	—	6.75	4.0	—	4.0
	V <sub>IH</sub>	5.0	3.5	—	3.5	2.75	—	3.5	—
		10	7.0	—	7.0	5.50	—	7.0	—
		15	11	—	11	8.25	—	11	—
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	I <sub>OH</sub>	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—
		5.0	-0.64	—	-0.51	-0.88	—	-0.36	—
		10	-1.6	—	-1.3	-2.25	—	-0.9	—
	I <sub>OL</sub>	5.0	-4.2	—	-3.4	-8.8	—	-2.4	—
		10	0.64	—	0.51	0.88	—	0.36	—
		15	1.6	—	1.3	2.25	—	0.9	—
		15	4.2	—	3.4	8.8	—	2.4	—
Input Current	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0	—	5.0	—	0.005	5.0	—	150
		10	—	10	—	0.010	10	—	300
		15	—	20	—	0.015	20	—	600
Total Supply Current**†	I <sub>T</sub>	5.0	I <sub>T</sub> = (0.58 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (1.20 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (1.70 μA/kHz) f + I <sub>DD</sub>						μA
(Dynamic plus Quiescent, Per Package)		10							
(C <sub>L</sub> = 50 pF on all outputs, all buffers switching)		15							


#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vf k$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.



# MC14516B

**SWITCHING CHARACTERISTICS\*** ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )


Characteristic	Symbol	$V_{DD}$	All Types			Unit
			Min	Typ #	Max	
<b>Output Rise and Fall Time</b> $t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	$t_{TLH}, t_{THL}$	5.0 10 15	— — —	100 50 40	200 100 80	ns
<b>Propagation Delay Time</b> <b>Clock to Q</b> $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0 10 15	— — —	315 130 100	630 260 200	ns
<b>Clock to Carry Out</b> $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0 10 15	— — —	315 130 100	630 260 200	ns
<b>Carry In to Carry Out</b> $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0 10 15	— — —	180 80 60	360 160 120	ns
<b>Preset or Reset to Q</b> $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0 10 15	— — —	315 130 100	630 360 200	ns
<b>Preset or Reset to Carry Out</b> $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 465 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 192 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 125 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0 10 15	— — —	550 225 150	1100 450 300	ns
<b>Reset Pulse Width</b>	$t_W$	5.0 10 15	380 200 160	190 100 80	— — —	ns
<b>Clock Pulse Width</b>	$t_{WH}$	5.0 10 15	350 170 140	200 100 75	— — —	ns
<b>Clock Pulse Frequency</b>	$f_{cl}$	5.0 10 15	— — —	3.0 6.0 8.0	1.5 3.0 4.0	MHz
<b>Preset or Reset Removal Time</b> The Preset or Reset signal must be low prior to a positive-going transition of the clock.	$t_{rem}$	5.0 10 15	650 280 180	325 115 90	— — —	ns
<b>Clock Rise and Fall Time</b>	$t_{TLH}, t_{THL}$	5.0 10 15	— — —	— — —	15 5 4	μs
<b>Setup Time</b> Carry In to Clock	$t_{su}$	5.0 10 15	260 120 100	130 60 50	— — —	ns
<b>Hold Time</b> Clock to Carry In	$t_h$	5.0 10 15	0 20 20	-80 -20 0	— — —	ns
<b>Setup Time</b> Up/Down to Clock	$t_{su}$	5.0 10 15	500 200 150	250 100 75	— — —	ns
<b>Hold Time</b> Clock to Up/Down	$t_h$	5.0 10 15	-70 -10 0	-160 -60 -40	— — —	ns
<b>Setup Time</b> Pn to PE	$t_{su}$	5.0 10 15	-40 -30 -25	-120 -70 -50	— — —	ns
<b>Hold Time</b> PE to Pn	$t_h$	5.0 10 15	480 420 420	240 210 210	— — —	ns
<b>Preset Enable Pulse Width</b>	$t_{WH}$	5.0 10 15	200 100 80	100 50 40	— — —	ns

\*The formulas given are for the typical characteristics only at 25°C.


#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

# MC14516B

FIGURE 1 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM




LOGIC DIAGRAM



6

TOGGLE FLIP-FLOP




FLIP-FLOP FUNCTIONAL TRUTH TABLE

PRESET ENABLE	CLOCK	T	$Q_{n+1}$
1	X	X	Parallel In
0	rising edge	0	$Q_n$
0	falling edge	1	$\bar{Q}_n$
0	falling edge	X	$Q_n$

X = Don't Care

# MC14516B

FIGURE 2 – SWITCHING TIME WAVEFORMS



## PIN DESCRIPTIONS

### INPUTS

**P0, P1, P2, P3, Preset inputs (Pins 4, 12, 13, 3)** — Data on these inputs is loaded into the counter when PE is taken high.

**Carry In, (Pin 5)** — This active-low input is used when cascading stages. Carry In is usually connected to Carry Out of the previous stage. While high, Clock is inhibited.

**Clock, (Pin 15)** — Binary data is incremented or decremented, depending on the direction of count, on the positive transition of this input.

### OUTPUTS

**Q0, Q1, Q2, Q3, Binary outputs (Pins 6, 11, 14, 2)** — Binary data is present on these outputs with Q0 corresponding to the least significant bit.

**Carry Out, (Pin 7)** — Used when cascading stages, Carry Out is usually connected to Carry In of the next stage. This synchronous output is active low and may also be used to indicate terminal count.

### CONTROLS

**PE, Preset Enable, (Pin 1)** — Asynchronously loads data on the Preset Inputs. This pin is active high and inhibits the clock when high.

**R, Reset, (Pin 9)** — Asynchronously resets the Q outputs to a low state. This pin is active high and inhibits the clock when high.

**Up/Down, (Pin 10)** — Controls the direction of count, high for up count, low for down count.


### SUPPLY PINS

**V<sub>SS</sub>, Negative Supply Voltage, (Pin 8)** — This pin is usually connected to ground.

**V<sub>DD</sub>, Positive Supply Voltage, (Pin 16)** — This pin is connected to a positive supply voltage ranging from 3.0 volts to 18.0 volts.

# MC14516B


FIGURE 3 — PRESETTABLE CASCADABLE 8-BIT UP/DOWN COUNTER



**Note:** The Least Significant Digit (L.S.D.) counts from a preset value once Preset Enable (PE) goes low. The Most Significant Digit (M.S.D.) is disabled while  $C_{in}$  is high. When the count of the L.S.D. reaches 0 (count down mode) or reaches 15 (count up mode),  $C_{out}$  goes low for one complete clock cycle, thus allowing the next counter to decrement/increment one count. (See Timing Diagram) The L.S.D. now counts through another cycle (15 clock pulses) and the above cycle is repeated.


# MC14516B

## TIMING DIAGRAM FOR THE PRESETTABLE CASCADED 8-BIT UP/DOWN COUNTER



## MC14516B

FIGURE 4 — PROGRAMMABLE CASCADABLE FREQUENCY DIVIDER



**Note:** The programmable frequency divider can be set by applying the desired divide ratio, in binary, to the preset inputs. For example, the maximum divide ratio of 255 may be obtained by applying a 1111 1111 to the preset inputs P0 to P7. For this divide operation, both counters should be configured in the count down mode. The divide ratio of zero is an undefined state and should be avoided.



**MOTOROLA**

**MC14517B**

### DUAL 64-BIT STATIC SHIFT REGISTER

The MC14517B dual 64-bit static shift register consists of two identical, independent, 64-bit registers. Each register has separate clock and write enable inputs, as well as outputs at bits 16, 32, 48, and 64. Data at the data input is entered by clocking, regardless of the state of the write enable input. An output is disabled (open circuited) when the write enable input is high. During this time, data appearing at the data input as well as the 16-bit, 32-bit, and 48-bit taps may be entered into the device by application of a clock pulse. This feature permits the register to be loaded with 64 bits in 16 clock periods, and also permits bus logic to be used. This device is useful in time delay circuits, temporary memory storage circuits, and other serial shift register applications.

- Diode Protection on All Inputs
- Fully Static Operation
- Output Transitions Occur on the Rising Edge of the Clock Pulse
- Exceedingly Slow Input Transition Rates May Be Applied to the Clock Input
- 3-State Output at 64th-Bit Allows Use in Bus Logic Applications
- Shift Registers of any Length may be Fully Loaded with 16 Clock Pulses
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range

### MAXIMUM RATINGS (Voltages referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	V
I <sub>IN</sub> , I <sub>OUT</sub>	Input or Output Current (DC or Transient), per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package†	500	mW
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C



L SUFFIX  
CERAMIC  
CASE 620



P SUFFIX  
PLASTIC  
CASE 648




DW SUFFIX  
SOIC  
CASE 751G

### ORDERING INFORMATION

MC14XXXBCP Plastic  
MC14XXXBCL Ceramic  
MC14XXXBDW SOIC

T<sub>A</sub> = -55° to 125°C for all packages.

### PIN ASSIGNMENT



### FUNCTIONAL TRUTH TABLE

CLOCK	WRITE ENABLE	DATA	16-BIT TAP	32-BIT TAP	48-BIT TAP	64-BIT TAP
0	0	X	Content of 16-Bit Displayed	Content of 32-Bit Displayed	Content of 48-Bit Displayed	Content of 64-Bit Displayed
0	1	X	High Impedance	High Impedance	High Impedance	High Impedance
1	0	X	Content of 16-Bit Displayed	Content of 32-Bit Displayed	Content of 48-Bit Displayed	Content of 64-Bit Displayed
1	1	X	High Impedance	High Impedance	High Impedance	High Impedance
/	0	Data entered into 1st Bit	Content of 16-Bit Displayed	Content of 32-Bit Displayed	Content of 48-Bit Displayed	Content of 64-Bit Displayed
/	1	Data entered into 1st Bit	Data at tap entered into 17-Bit	Data at tap entered into 33-Bit	Data at tap entered into 49-Bit	High Impedance
/	0	X	Content of 16-Bit Displayed	Content of 32-Bit Displayed	Content of 48-Bit Displayed	Content of 64-Bit Displayed
/	1	X	High Impedance	High Impedance	High Impedance	High Impedance

X = Don't Care

# MC14517B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	-55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	Vdc
		15	—	0.05	—	0	0.05	—	0.05	Vdc
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	Vdc
		15	14.95	—	14.95	15	—	14.95	—	Vdc
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	Vdc
		15	—	4.0	—	6.75	4.0	—	4.0	Vdc
	V <sub>IH</sub>	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	Vdc
		15	11	—	11	8.25	—	11	—	Vdc
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	I <sub>OH</sub>	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mAdc
		5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	mAdc
		10	-1.6	—	-1.3	-2.25	—	-0.9	—	mAdc
	I <sub>OL</sub>	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
		10	1.6	—	1.3	2.25	—	0.9	—	mAdc
		15	4.2	—	3.4	8.8	—	2.4	—	mAdc
Input Current	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0	—	5.0	—	0.005	5.0	—	150	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	10	—	10	—	0.010	10	—	300	μAdc
		15	—	20	—	0.015	20	—	600	μAdc
		5.0	—	—	—	I <sub>T</sub> = (4.2 μA/kHz) f + I <sub>DD</sub>	—	—	—	μAdc
Three-State Leakage Current	I <sub>TL</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±3.0	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.004.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

# MC14517B

**SWITCHING CHARACTERISTICS\*** ( $C_L = 50 \mu F$ ,  $T_A = 25^\circ C$ )


Characteristic	Symbol	V <sub>DD</sub>	Min	Typ #	Max	Unit
Output Rise and Fall Time $t_{TLH}, t_{TFL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}, t_{TFL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{TFL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	$t_{TLH}, t_{TFL}$	5.0 10 15	— — —	100 50 40	200 100 80	ns
Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 390 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 177 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 115 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0 10 15	— — —	475 210 140	770 300 215	ns
Clock Pulse Width	$t_{WH}$	5.0 10 15	330 125 100	170 75 60	— — —	ns
Clock Pulse Frequency	$f_{cl}$	5.0 10 15	— — —	3.0 6.7 8.3	1.5 4.0 5.3	MHz
Clock Pulse Rise and Fall Time	$t_{TLH}, t_{TFL}$	5.0 10 15	**See Note			—
Data to Clock Setup Time	$t_{su}$	5.0 10 15	0 10 15	-40 -15 0	— — —	ns
Data to Clock Hold Time	$t_h$	5.0 10 15	150 75 35	75 25 10	— — —	ns
Write Enable to Clock Setup Time	$t_{su}$	5.0 10 15	400 200 110	170 65 50	— — —	ns
Write Enable to Clock Release Time	$t_{rel}$	5.0 10 15	380 180 100	160 55 40	— — —	ns

\* The formulas given are for the typical characteristics only at 25°C.

# Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


\*\* When shift register sections are cascaded, the maximum rise and fall time of the clock input should be equal to or less than the rise and fall time of the data outputs, driving data inputs, plus the propagation delay of the output driving stage.

**FIGURE 1 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM**




# MC14517B

**FIGURE 2 – TYPICAL OUTPUT SOURCE CURRENT CHARACTERISTICS TEST CIRCUIT**





(Output being tested should be in the high-logic state).

**FIGURE 3 – TYPICAL OUTPUT SINK CURRENT CHARACTERISTICS TEST CIRCUIT**



(Output being tested should be in the low-logic state).

**FIGURE 4 – AC TEST WAVEFORMS**





**MOTOROLA**

**MC14518B  
MC14520B**

### DUAL UP COUNTERS

The MC14518B dual BCD counter and the MC14520B dual binary counter are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each consists of two identical, independent, internally synchronous 4-stage counters. The counter stages are type D flip-flops, with interchangeable Clock and Enable lines for incrementing on either the positive-going or negative-going transition as required when cascading multiple stages. Each counter can be cleared by applying a high level on the Reset line. In addition, the MC14518B will count out of all undefined states within two clock periods. These complementary MOS up counters find primary use in multi-stage synchronous or ripple counting applications requiring low power dissipation and/or high noise immunity.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Internally Synchronous for High Internal and External Speeds
- Logic Edge-Clocked Design — Incremented on Positive Transition of Clock or Negative Transition on Enable
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range

### MAXIMUM RATINGS\* (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	± 10	mA
P <sub>D</sub>	Power Dissipation, per Package	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P" and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C  
Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C

### TRUTH TABLE

CLOCK	ENABLE	RESET	ACTION
/	1	0	Increment Counter
0	/	0	Increment Counter
/	X	0	No Change
X	/	0	No Change
/	0	0	No Change
1	/	0	No Change
X	X	1	Q0 thru Q3 = 0


X = Don't Care



L SUFFIX  
CERAMIC  
CASE 620



P SUFFIX  
PLASTIC  
CASE 648




DW SUFFIX  
SOIC  
CASE 751G

### ORDERING INFORMATION

MC14XXXBCP Plastic  
MC14XXXBCL Ceramic  
MC14XXXBDW SOIC

T<sub>A</sub> = -55° to 125°C for all packages.



This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> < (V<sub>in</sub> or V<sub>out</sub>) < V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

# MC14518B•MC14520B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	-55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>O</sub> L	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	V <sub>O</sub> H	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	V <sub>I</sub> L	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	V <sub>I</sub> H	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11	—	11	8.25	—	11	—	
Output Drive Current (V <sub>O</sub> H = 2.5 Vdc) (V <sub>O</sub> H = 4.6 Vdc) (V <sub>O</sub> H = 9.5 Vdc) (V <sub>O</sub> H = 13.5 Vdc)	I <sub>O</sub> H	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mAdc
		5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	
		10	-1.6	—	-1.3	-2.25	—	-0.9	—	
	I <sub>O</sub> L	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
		10	1.6	—	1.3	2.25	—	0.9	—	
		15	4.2	—	3.4	8.8	—	2.4	—	
Input Current	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0	—	5.0	—	0.005	5.0	—	150	μAdc
Total Supply Current**†	I <sub>T</sub>	5.0	$I_T = (0.6 \mu\text{A}/\text{kHz}) f + I_{DD}$ $I_T = (1.2 \mu\text{A}/\text{kHz}) f + I_{DD}$ $I_T = (1.7 \mu\text{A}/\text{kHz}) f + I_{DD}$						300	μAdc
		10							600	
		15								

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.002.

## PIN ASSIGNMENT



# MC14518B•MC14520B


## SWITCHING CHARACTERISTICS\* ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	$V_{DD}$	All Types			Unit
			Min	Typ #	Max	
<b>Output Rise and Fall Time</b> $t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	$t_{TLH}, t_{THL}$	5.0 10 15	— — —	100 50 40	200 100 80	ns
<b>Propagation Delay Time</b> Clock to Q/Enable to Q $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 215 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.88 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.6 \text{ ns/pF}) C_L + 75 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0 10 15	— — —	280 115 80	560 230 180	ns
Reset to Q $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 265 \text{ ns}$ $t_{PHL} = (0.88 \text{ ns/pF}) C_L + 117 \text{ ns}$ $t_{PHL} = (0.6 \text{ ns/pF}) C_L + 95 \text{ ns}$	$t_{PHL}$	5.0 10 15	— — —	330 130 90	660 230 170	ns
<b>Clock Pulse Width</b>	$t_w(H)$ $t_w(L)$	5.0 10 15	200 100 70	100 50 35	— — —	ns
<b>Clock Pulse Frequency</b>	$f_{cl}$	5.0 10 15	— — —	2.5 6.0 8.0	1.5 3.0 4.0	MHz
<b>Clock or Enable Rise and Fall Time</b>	$t_{THL}, t_{TLH}$	5.0 10 15	— — —	— — —	15 5 4	$\mu\text{s}$
<b>Enable Pulse Width</b>	$t_{WH(E)}$	5.0 10 15	440 200 140	220 100 70	— — —	ns
<b>Reset Pulse Width</b>	$t_{WH(R)}$	5.0 10 15	280 120 90	125 55 40	— — —	ns
<b>Reset Removal Time</b>	$t_{rem}$	5.0 10 15	~5 15 20	~45 ~15 ~5	— — —	ns

\*The formulas given are for the typical characteristics only at  $25^\circ\text{C}$ .

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**FIGURE 1 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM**



# MC14518B•MC14520B

FIGURE 2 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS





FIGURE 3 – TIMING DIAGRAM



## MC14518B•MC14520B

FIGURE 4 – DECADE COUNTER (MC14518B) LOGIC DIAGRAM  
(1/2 OF DEVICE SHOWN)




FIGURE 5 – BINARY COUNTER (MC14520B) LOGIC DIAGRAM  
(1/2 OF DEVICE SHOWN)

