

8-Bit CMOS Microcontroller

SAB 80C515/80C535

Advance Information

SAB 80C515/80C515-16 CMOS microcontroller with factory mask-programmable ROM
SAB 80C535/80C535-16 CMOS microcontroller for external ROM
SAB 80C515-T40/110, Extended temperature range: - 40 to + 110°C (for 12 MHz)
SAB 80C535-T40/110

SAB 80C515-T40/85, Extended temperature range: - 40 to + 85°C (for 12 MHz)
SAB 80C535-T40/85

SAB 80C515-16-T40/85, Extended temperature range: - 40 to + 85°C (for 16 MHz)
SAB 80C535-16-T40/85

- 8 K × 8 ROM (SAB 80C515 only)
- 256 × 8 RAM
- Six 8-bit I/O ports, one input port for digital or analog input
- Three 16-bit timer/counters
- Highly flexible reload, capture, compare capabilities
- Full-duplex serial channel
- Twelve interrupt vectors, four priority levels
- 8-bit A/D converter with 8 multiplexed inputs and programmable internal reference voltages
- 16-bit watchdog timer
- Boolean processor
- 256-bit-addressable locations
- Most instructions execute in 1 μs (750 ns)
- 4 μs (3 μs) multiply and divide
- External memory expandable up to 128 Kbytes
- Backwardly compatible with SAB 8051
- Functionally compatible with SAB 80515
- Idle and power-down mode
- 68-pin plastic leaded chip carrier package (PL-CC-68)

Ordering Information

Type	Ordering code	Package	Description
			8-bit CMOS microcontroller
SAB 80C515-N	Q 67120-C297	PL-CC-68	with mask-programmable ROM, 12 MHz
SAB 80C535-N	Q 67120-C508	PL-CC-68	for external memory, 12 MHz
SAB 80C515-N-T40/85	Q 67120-C388	PL-CC-68	with mask-programmable ROM, 12 MHz ext. temperature – 40 to + 85 °C
SAB 80C535-N-T40/85	Q 67120-C510	PL-CC-68	for external memory, 12 MHz ext. temperature – 40 to + 85 °C
SAB 80C515-N-T40/110	Q 67120-C391	PL-CC-68	with mask-programmable ROM, 12 MHz ext. temperature – 40 to + 110 °C
SAB 80C535-N-T40/110	Q 67120-C538	PL-CC-68	for external memory, 12 MHz ext. temperature – 40 to + 110 °C
SAB 80C515-16-N	Q 67120-C492	PL-CC-68	with mask-programmable ROM, 16 MHz
SAB 80C535-16-N	Q 67120-C509	PL-CC-68	for external memory, 16 MHz
SAB 80C515-16-N-T40/85	Q 67120-C561	PL-CC-68	with mask-programmable ROM, 16 MHz ext. temperature – 40 to + 85 °C
SAB 80C535-16-N-T40/85	Q 67120-C562	PL-CC-68	for external memory, 16 MHz ext. temperature – 40 to + 85 °C

The SAB 80C515/80C535 is a new, powerful member of the Siemens SAB 8051 family of 8-bit microcontrollers. It is designed in Siemens ACMOS technology and is functionally compatible with the SAB 80515/80535 devices designed in MYMOS technology.


The SAB 80C515/80C535 is a stand-alone, high-performance single-chip microcontroller based on the SAB 8051/80C51 architecture. While maintaining all the SAB 80C51 operating characteristics, the SAB 80C515/80C535 incorporates several enhancements which significantly increase design flexibility and overall system performance.

In addition, the low-power properties of Siemens ACMOS technology allow applications where power consumption and dissipation are critical. Furthermore, the SAB 80C515/80C535 has two software-selectable modes of reduced activity for further power reduction: idle and power-down mode


The SAB 80C535 is identical with the SAB 80C515 except that it lacks the on-chip program memory. The SAB 80C515/80C535 is supplied in a 68-pin plastic leaded chip carrier package (PL-CC-68). For the industrial temperature range – 40 to + 85°C, the SAB 80C515/80C535-T40/85 is available.

There are versions for 12 MHz operation and for 16 MHz operation available.

Pin Configuration
(PL-CC-68)



Logic Symbol



Pin Definitions and Functions

Symbol	Pin	Input (I) Output (O)	Function
P4.0-P4.7	1-3, 5-9	I/O	Port 4 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 4 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current (I_{IL} , in the DC characteristics) because of the internal pullup resistors.
PE#	4	I	Power saving mode enable# A low level on this pin enables the use of the power saving modes (idle mode and power-down mode). When PE# is held on high level it is impossible to enter the power saving modes.
RESET#	10	I	Reset pin A low level on this pin for the duration of two machine cycles while the oscillator is running resets the SAB 80C515. A small internal pullup resistor permits power-on reset using only a capacitor connected to V_{SS} .
V_{AREF}	11		Reference voltage for the A/D converter
V_{AGND}	12		Reference ground for the A/D converter
P6.7-P6.0	13-20	I	Port 6 is an 8-bit unidirectional input port. Port pins can be used for digital input if voltage levels simultaneously meet the specifications for high/low input voltages and for the eight multiplexed analog inputs of the A/D converter.

Note: Signals signified by an (#) are negated signals.

Pin Definitions and Functions (cont'd)

Symbol	Pin	Input (I) Output (O)	Function
P3.0-P3.7	21-28	I/O	<p>Port 3 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 3 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current (I_{IL}, in the DC characteristics) because of the internal pullup resistors. Port 3 also contains the interrupt, timer, serial port and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the pins of port 3, as follows:</p> <ul style="list-style-type: none"> - RxD (P3.0): serial port's receiver data input (asynchronous) or data input/output (synchronous) - TxD (P3.1): serial port's transmitter data output (asynchronous) or clock output (synchronous) - INT0# (P3.2): interrupt 0 input/timer 0 gate control input - INT1# (P3.3): interrupt 1 input/timer 1 gate control input - T0 (P3.4): counter 0 input - T1 (P3.5): counter 1 input - WR# (P3.6): the write control signal latches the data byte from port 0 into the external data memory - RD# (P3.7): the read control signal enables the external data memory to port 0

Pin Definitions and Functions (cont'd)

Symbol	Pin	Input (I) Output (O)	Function
P1.7 - P1.0	29 - 36	I/O	<p>Port 1 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 1 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current (I_{IL} in the DC characteristics) because of the internal pullup resistors. The port is used for the low-order address byte during program verification. Port 1 also contains the interrupt, timer, clock, capture and compare pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate (except when used for the compare functions). The secondary functions are assigned to the port 1 pins as follows:</p> <ul style="list-style-type: none"> - INT3#/CC0 (P1.0): interrupt 3 input/ compare 0 output/capture 0 input - INT4/CC1 (P1.1): interrupt 4 input/ compare 1 output/capture 1 input - INT5/CC2 (P1.2): interrupt 5 input/ compare 2 output/capture 2 input - INT6/CC3 (P1.3): interrupt 6 input/ compare 3 output/capture 3 input - INT2# (P1.4): interrupt 2 input - T2EX (P1.5): timer 2 external reload trigger input - CLKOUT (P1.6): system clock output - T2 (P1.7): counter 2 input


Pin Definitions and Functions (cont'd)

Symbol	Pin	Input (I) Output (O)	Function
XTAL2 XTAL1	39 49		<p>XTAL2 Input to the inverting oscillator amplifier and input to the internal clock generator circuits.</p> <p>XTAL1 Output of the inverting oscillator amplifier. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times and rise/fall times specified in the AC characteristics must be observed.</p>
P2.0-P2.7	41- 48	I/O	<p>Port 2 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current (I_{IL}, in the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX@DPTR). In this application it uses strong internal pullup resistors when issuing 1's. During accesses to external data memory that use 8-bit addresses (MOVX@Ri), port 2 issues the contents of the P2 special function register.</p>
PSEN#	49	O	<p>The Program store enable# output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. The signal remains high during internal program execution.</p>

Pin Definitions and Functions (cont'd)

Symbol	Pin	Input (I) Output (O)	Function
ALE	50	O	The Address latch enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periods, except during an external data memory access.
EA#	51	I	External access enable# When held high, the SAB 80C515 executes instructions from the internal ROM as long as the PC is less than 8192. When held low, the SAB 80C515 fetches all instructions from external program memory. For the SAB 80C535 this pin must be tied low.
P0.0-P0.7	42-59	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pullup resistors when issuing 1's. Port 0 also outputs the code bytes during program verification in the SAB 80C515. External pullup resistors are required during program verification.
P5.7-P5.0	60-67	I/O	Port 5 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 5 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current (I_{IL} in the DC characteristics) because of the internal pullup resistors.
V _{cc}	37		Supply voltage during normal, idle, and power-down operation. Internally connected to pin 68.
V _{ss}	38		Ground (0 V)
V _{cc}	68		Supply voltage during normal, idle, and power-down operation. Internally connected to pin 37.

Figure 1
Block Diagram



Functional Description

The members of the SAB 80515 family of microcontrollers are:

- SAB 80C515: Microcontroller, designed in Siemens ACMOS technology, with 8 Kbyte factory mask-programmable ROM
- SAB 80C535: ROM-less version of the SAB 80C515
- SAB 80515: Microcontroller, designed in Siemens MYMOS technology, with 8 Kbyte factory mask-programmable ROM
- SAB 80535: ROM-less version of the SAB 80515
- SAB 80515K: Special ROM-less version of the SAB 80515 with an additional interface for program memory accesses. An external ROM that is accessed via the interface substitutes the SAB 80515's internal ROM.

The SAB 80C535 is identical to the SAB 80C515, except that it lacks the on-chip ROM. In this data sheet the term "SAB 80C515" is used to refer to both the SAB 80C515 and SAB 80C535, unless otherwise noted.

Principles of Architecture

The architecture of the SAB 80C515 is based on the SAB 8051/SAB 80C51 microcontroller family. The following features of the SAB 80C515 are fully compatible with the SAB 80C51 features:

- Instruction set
- External memory expansion interface (port 0 and port 2)
- Full-duplex serial port
- Timer/counter 0 and 1
- Alternate functions on port 3
- The lower 128 bytes of internal RAM and the lower 4 Kbytes of internal ROM

The SAB 80C515 additionally contains 128 bytes of internal RAM and 4 Kbytes of internal ROM, which results in a total of 256 bytes of RAM and 8 Kbytes of ROM on-chip.

The SAB 80C515 has a new 16-bit timer/counter with a 2:1 prescaler, reload mode, compare and capture capability. It also contains a 16-bit watchdog timer, an 8-bit A/D converter with programmable reference voltages, two additional quasi-bidirectional 8-bit ports, one 8-bit input port for analog or digital signals, and a programmable clock output ($f_{osc}/12$).

Furthermore, the SAB 80C515 has a powerful interrupt structure with 12 vectors and 4 programmable priority levels.

Figure 1 shows a block diagram of the SAB 80C515.

CPU

The SAB 80C515 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12 MHz crystal, 58% of the instructions execute in 1.0 μ s.

Memory Organization

The SAB 80C515 manipulates operands in the four memory address spaces described below:

Figure 2 illustrates the memory address spaces of the SAB 80C515.

Program Memory

The SAB 80C515 has 8 Kbyte of on-chip ROM, while the SAB 80C535 has no internal ROM. The program memory can be externally expanded up to 64 Kbytes. If the EA# pin is held high, the SAB 80C515 executes out of internal ROM unless the address exceeds 1FFFH. Locations 2000H through 0FFFFH are then fetched from the external program memory. If the EA# pin is held low, the SAB 80C515 fetches all instructions from the external program memory. Since the SAB 80C535 has no internal ROM, pin EA# must be tied low when using this component.

Data Memory

The data memory address space consists of an internal and an external memory space. The internal data memory is divided into three physically separate and distinct blocks: the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128 byte special function register (SRF) area. While the upper 128 bytes of data memory and the SFR area share the same address locations, they are accessed through different addressing modes. The lower 128 bytes of data memory can be accessed through direct or register indirect addressing; the upper 128 bytes of RAM can be accessed through register indirect addressing; the special function registers are accessible through direct addressing. Four 8-register banks, each bank consisting of eight 8-bit multi-purpose registers, occupy locations 0 through 1FH in the lower RAM area. The next 16 bytes, locations 20H through 2FH, contain 128 directly addressable bit locations. The stack can be located anywhere in the internal data memory address space, and the stack depth can be expanded up to 256 bytes.

The external data memory can be expanded up to 64 Kbytes and can be accessed by instructions that use a 16-bit or an 8-bit address.


All registers, except the program counter and the four 8-register banks, reside in the special function register area. The 42 special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripheral functions. There are also 128 directly addressable bits within the SFR area. The special function registers are listed in table 1.

Table 1
Special Function Register

Symbol	Name	Address
* P0	Port 0	80H
SP	Stack pointer	81H
DPL	Data pointer, low byte	82H
DPH	Data pointer, high byte	83H
PCON	Power control register	87H
* TCON	Timer control register	88H
TMOD	Timer mode register	89H
TL0	Timer 0, low byte	8AH
TL1	Timer 1, low byte	8BH
TH0	Timer 0, high byte	8CH
TH1	Timer 1, high byte	8DH
* P1	Port 1	90H
* SCON	Serial channel control register	98H
SBUF	Serial channel buffer register	99H
* P2	Port 2	0A0H
* IEN0	Interrupt enable register 0	0A8H
IP0	Interrupt priority register 0	0A9H
* P3	Port 3	0B0H
* IEN1	Interrupt enable register 1	0B8H
IP1	Interrupt priority register 1	0B9H
* IRCON	Interrupt request control register	0C0H
CCEN	Compare/capture enable register	0C1H
CCL1	Compare/capture register 1, low byte	0C2H
CCH1	Compare/capture register 1, high byte	0C3H
CCL2	Compare/capture register 2, low byte	0C4H
CCH2	Compare/capture register 2, high byte	0C5H
CCL3	Compare/capture register 3, low byte	0C6H
CCH3	Compare/capture register 3, high byte	0C7H
* T2CON	Timer 2 control register	0C8H
CRCL	Compare/reload/capture register, low byte	0CAH
CRCH	Compare/reload/capture register, high byte	0CBH
TL2	Timer 2, low byte	0CCH
TH2	Timer 2, high byte	0CDH
* PSW	Program status word register	0D0H
* ADCON	A/D converter control register	0D8H
ADDAT	A/D converter data register	0D9H
DAPR	D/A converter program register	0DAH
P6	Port 6	0DBH
* ACC	Accumulator	0E0H
* P4	Port 4	0E8H
* B	B register	0F0H
* P5	Port 5	0F8H

The SFR's marked with an asterisk (*) are bit and byte-addressable.

Figure 2
Memory Address Spaces



I/O Ports

The SAB 80C515 has six 8-bit I/O ports and one 8-bit input port. Port 0 is an open-drain bidirectional I/O port, while ports 1 to 5 are quasi-bidirectional I/O ports with internal pullup resistors. That means, when configured as inputs, ports 1 to 5 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte and reads/writes the data byte, while port 2 emits the high-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pullup FET. Ports 1 and 3 are provided for several alternate functions, as listed below:

Port	Symbol	Function
P1.0	INT3#/CC0	External interrupt 3 input, compare 0 output, capture 0 input
P1.1	INT4/CC1	External interrupt 4 input, compare 1 output, capture 1 input
P1.2	INT5/CC2	External interrupt 5 input, compare 2 output, capture 2 input
P1.3	INT6/CC3	External interrupt 6 input, compare 3 output, capture 3 input
P1.4	INT2#	External interrupt 2 input
P1.5	T2EX	Timer 2 external reload trigger input
P1.6	CLKOUT	System clock output
P1.7	T2	Timer 2 external reload trigger input
P3.0	RxD	Serial port's receiver data input (asynchronous) or data input/output (synchronous)
P3.1	TxD	Serial port's transmitter data output (asynchronous) or clock output (synchronous)
P3.2	INT0#	External interrupt 0 input, timer 0 gate control
P3.3	INT1#	External interrupt 1 input, timer 1 gate control
P3.4	T0	Timer 0 external counter input
P3.5	T1	Timer 1 external counter input
P3.6	WR#	External data memory write strobe
P3.7	RD#	External data memory read strobe

The SAB 80C515 has dual-purpose input port. As the ANx lines in the SAB 80515 (NMOS version), the eight port lines at port 6 can be used as analog inputs. But if the input voltages at port 6 meet the specified digital input levels (V_{IL} and V_{IH}), the port can also be used as digital input port. Reading the special function register P6 allows the user to input the digital values currently applied to the port pins. It is not necessary to select these modes by software; the voltages applied at port 6 pins can be converted to digital values using the A/D converter and at the same time the pins can be read via SFR P6. It must be noted, however, that the results in port P6 bits will be indeterminate if the levels at the corresponding pins are not within their respective V_{IL}/V_{IH} specifications. Furthermore, it is not possible to use port P6 as output lines. Special function register P6 is located at address 0DBH.

Timer/Counters

The SAB 80C515 contains three 16-bit timers/counters which are useful in many applications for timing and counting. The input clock for each timer/counter is 1/12 of the oscillator frequency in the timer operation or can be taken from an external clock source for the counter operation (maximum count rate is 1/24 of the oscillator frequency).

– Timer/Counter 0 and 1

These timers/counters can operate in four modes:

Mode 0: 8-bit timer/counter with 32:1 prescaler

Mode 1: 16-bit timer/counter

Mode 2: 8-bit timer/counter with 8-bit auto-reload

Mode 3: Timer/counter 0 is configured as one 8-bit timer/counter and one 8-bit timer; Timer/counter 1 in this mode holds its count.

External inputs INT0# and INT1# can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.

– Timer/Counter 2

Timer/counter 2 of the SAB 80C515 is a 16-bit timer/counter with several additional features. It offers a 2:1 prescaler, a selectable gate function, and compare, capture and reload functions. Corresponding to the 16-bit timer register there are four 16-bit capture/compare registers, one of them can be used to perform a 16-bit reload on a timer overflow or external event. Each of these registers corresponds to a pin of port 1 for capture input/compare output.

Figure 3 shows a block diagram of timer/counter 2.

Reload

A 16-bit reload can be performed with the 16-bit CRC register consisting of CRCL and CRCH. There are two modes from which to select:

Mode 0: Reload is caused by a timer 2 overflow (auto-reload).

Mode 1: Reload is caused in response to a negative transition at pin T2EX (P1.5), which can also request an interrupt.

Capture

This feature permits saving the actual timer/counter contents into a selected register upon an external event or a software write operation. Two modes are provided to latch the current 16-bit value in timer 2 registers TL2 and TH2 into a dedicated capture register:

Mode 0: Capture is performed in response to a transition at the corresponding port 1 pins CC0 to CC3.


Mode 1: Write operation into the low-order byte of the dedicated capture register causes the timer 2 contents to be latched into this register.

Compare

In the compare mode, the 16-bit values stored in the dedicated compare registers are compared to the contents of the timer 2 registers. If the count value in the timer 2 registers matches one of the stored values, an appropriate output signal is generated and an interrupt is requested. Two compare modes are provided:

Mode 0: Upon a match the output signal changes from low to high. It goes back to a low level when timer 2 overflows.

Mode 1: The transition of the output signal can be determined by software. A timer 2 overflow causes no output change.



Serial Port

The serial port of the SAB 80C515 enables full duplex communication between microcontrollers or between microcontroller and peripheral devices.

The serial port can operate in 4 modes:

- Mode 0: Shift register mode. Serial data enters and exits through RxD. TxD outputs the shift clock. 8-bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.
- Mode 1: 10-bits are transmitted (through RxD) or received (through TxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). The baud rate is variable.
- Mode 2: 11-bits are transmitted (through RxD) or received (through TxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.
- Mode 3: 11-bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). Mode 3 is identical to mode 2 except for the baud rate. The baud rate in mode 3 is variable.

The variable baud rates in modes 1 and 3 can be generated by timer 1 or an internal baud rate generator.

A/D Converter

The 8-bit A/D converter of the SAB 80C515 has eight multiplexed analog inputs (Port 6) and uses the successive approximation method.


There are three characteristic time frames in a conversion cycle (see A/D converter characteristics): the conversion time t_c , which is the time required for one conversion; the sample time t_s which is included in the conversion time and is measured from the start of the conversion; the load time t_L , which in turn is part of the sample time and also is measured from the conversion start.

Within the load time t_L , the analog input capacitance C_i must be loaded to the analog input voltage level. For the rest of the sample time t_s , after the load time has passed, the selected analog input must be held constant. During the rest of the conversion time t_c the conversion itself is actually performed. Conversion can be programmed to be single or continuous; at the end of a conversion an interrupt can be generated.

A unique feature is the capability of internal reference voltage programming. The internal reference voltages V_{INTAREF} and V_{INTAGND} for the A/D converter both are programmable to one of 16 steps with respect to the external reference voltages. This feature permits a conversion with a smaller internal reference voltage range to gain a higher resolution. In addition, the internal reference voltages can easily be adapted by software to the desired analog input voltage range.

Figure 4 shows a block diagram of the A/D converter.

Figure 4
Block Diagram of the A/D Converter



Interrupt Structure

The SAB 80C515 has 12 interrupt vectors with the following vector addresses and request flags:

Table 2
Interrupt Sources and Vectors

Source (Request Flags)	Vector	Vector Address
IE0	External interrupt 0	0003H
TF0	Timer 0 interrupt	000BH
IE1	External interrupt 1	0013H
TF1	Timer 1 interrupt	001BH
RI + TI	Serial port interrupt	0023H
TF2 + EXF2	Timer 2 interrupt	002BH
IADC	A/D converter interrupt	0043H
IEX2	External interrupt 2	004BH
IEX3	External interrupt 3	0053H
IEX4	External interrupt 4	005BH
IEX5	External interrupt 5	0063H
IEX6	External interrupt 6	006BH

Each interrupt vector can be individually enabled/disabled. The minimum response time to an interrupt request is more than 3 machine cycles and less than 9 machine cycles.

Figure 5 shows the interrupt request sources.

External interrupts 0 and 1 can be activated by a low-level or a negative transition (selectable) at their corresponding input pin, external interrupts 2 and 3 can be programmed for triggering on a negative or a positive transition. The external interrupts 3 or 6 are combined with the corresponding alternate functions compare (output) and capture (input) on port 1.

For programming of the priority levels the interrupt vectors are combined to pairs. Each pair can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register IP0 and one in IP1.

Figure 6 shows the priority level structure.

t

Figure 5
Interrupt Request Sources





Figure 6
Interrupt Priority Level Structure



Watchdog Timer

This feature is provided as a means of graceful recovery from a software upset. After an external reset, the watchdog timer is cleared and stopped. It can be started and cleared by software, but it cannot be stopped during active mode of the device. If the software fails to clear the watchdog timer at least every 65532 machine cycles (about 65 ms if a 12 MHz oscillator frequency is used), an internal reset will be initiated. The reset cause (external reset or reset caused by the watchdog) can be examined by software. To clear the watchdog, two bits in two different special function registers must be set by two consecutive instructions (bits IEN0.6 and IEN1.6). This is done to prevent the watchdog from being cleared by unexpected opcodes.

It must be noted, however, that the watchdog timer is halted during the idle mode and power-down mode of the processor (see section "Power Saving Modes" below). Therefore, it is possible to use the idle mode in combination with the watchdog timer function. But even the watchdog timer cannot reset the device when one of the power saving modes has been entered accidentally. For these reasons several precautions are taken against unintentional entering of the power-down or idle mode (see below).

Power Saving Modes

The ACMOS technology of the SAB 80C515 allows two new power saving modes of the device: The idle mode and the power-down mode. These modes replace the power-down supply mode via pin V_{PD} of the SAB 80515 (NMOS). The SAB 80C515 is supplied via pins V_{CC} also during idle and power-down operation.

However, there are applications where unintentional entering of these power saving modes must be absolutely avoided. Such critical applications often use the watchdog timer to prevent the system from program upsets. Then accidental entering of the power saving modes would even stop the watchdog timer and would circumvent the watchdog timer's task of system protection.

Thus, the SAB 80C515 has an extra pin that allows it to disable both of the power saving modes. When pin PE# is held high, idle mode and power-down mode are completely disabled and the instruction sequences that are used for entering these modes (see below) will NOT affect the normal operations of the device. When PE# is held low, the use of the idle mode and power-down mode is possible as described in the following sections.

Pin PE# has a weak internal pullup resistor. Thus, when left open, the power saving modes are disabled.

The Special Function Register PCON

In the NMOS version SAB 80515 the SFR PCON (address 87H) contains only bit SMOD; in the CMOS version SAB 80C515 there are more bits used (see table 3).

The bits PDE, PDS and IDLE, IDLS select the power-down mode or the idle mode, respectively, when the use of the power saving modes is enabled by pin PE# (see below).

If the power-down mode and the idle mode are set at the same time, power-down takes precedence.

Furthermore, register PCON contains two general purpose flags. For example, the flag bits GF0 and GF1 can be used to give an indication if an interrupt occurred during normal operation or during an idle. Then an instruction that activates Idle can also set one or both flag bits. When idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The reset value of PCON is 000X0000B.

Table 3
SFR PCON (87H)

SMOD	PDS	IDLS	-	GF1	GF0	PDE	IDLE	87H
7	6	5	4	3	2	1	0	

Symbol	Position	Function
SMOD	PCON.7	When set, the baud rate of the serial channel in mode 1, 2, 3 is doubled.
PDS	PCON.6	Power-down start bit. The instruction that sets the PDS flag bit is the last instruction before entering the power-down mode.
IDLS	PCON.5	Idle start bit. The instruction that sets the IDLS flag bit is the last instruction before entering the idle mode.
-	PCON.4	Reserved
GF1	PCON.3	General purpose flag
GF0	PCON.2	General purpose flag
PDE	PCON.1	Power-down enable bit. When set, starting of the power-down mode is enabled.
IDLE	PCON.0	Idle mode enable bit. When set, starting of the idle mode is enabled.

Idle Mode

In the idle mode the oscillator of the SAB 80C515 continues to run, but the CPU is gated off from the clock signal. However, the interrupt system, the serial port, the A/D converter, and all timers with the exception of the watchdog timer are further provided with the clock. The CPU status is preserved in its entirety: the stack pointer, program counter, program status word, accumulator, and all other registers maintain their data during idle mode.

The reduction of power consumption, which can be achieved by this feature depends on the number of peripherals running.

If all timers are stopped and the A/D converter and the serial interface are not running, the maximum power reduction can be achieved. This state is also the test condition for the idle mode I_{cc} (see DC characteristics, note 5).

So the user has to take care which peripheral should continue to run and which has to be stopped during idle mode. Also the state of all port pins – either the pins controlled by their latches or controlled by their secondary functions – depends on the status of the controller when entering idle mode.

Normally the port pins hold the logical state they had at the time idle mode was activated. If some pins are programmed to serve their alternate functions they still continue to output during idle mode if the assigned function is on. This applies to the compare outputs as well as to the clock output signal or to the serial interface in case it cannot finish reception or transmission during normal operation. The control signals ALE and PSEN# hold at logic high levels (see table 4).

Table 4
Status of External Pins During Idle and Power-Down Mode

Outputs	Last instruction executed from internal code memory		Last instruction executed from external code memory	
	Idle	Power-down	Idle	Power-down
ALE	High	Low	High	Low
PSEN	High	Low	High	Low
PORT 0	Data	Data	Float	Float
PORT 1	Data/alternate outputs	Data/last output	Data/alternate outputs	Data/last output
PORT 2	Data	Data	Address	Data
PORT 3	Data/alternate outputs	Data/last output	Data/alternate outputs	Data/last output
PORT 4	Data	Data	Data	Data
PORT 5	Data	Data	Data	Data

As in normal operation mode, the ports can be used as inputs during idle mode. Thus a capture or reload operation can be triggered, the timers can be used to count external events, and external interrupts will be detected.

The idle mode is a useful feature which makes it possible to "freeze" the processor's status – either for a predefined time, or until an external event reverts the controller to normal operation, as discussed below. The watchdog timer is the only peripheral which is automatically stopped during idle mode. If it were not disabled on entering idle mode, the watchdog timer would reset the controller, thus abandoning the idle mode.

When idle mode is used, pin PE# must be held on low level. The idle mode is then entered by two consecutive instructions. The first instruction sets the flag bit IDLE (PCON.0) and must not set bit IDLS (PCON.5), the following instruction sets the start bit IDLS (PCON.5) and must not set bit IDLE (PCON.0). The hardware ensures that a concurrent setting of both bits, IDLE and IDLS, does not initiate the idle mode. Bits IDLE and IDLS will automatically be cleared after being set. If one of these register bits is read the value that appears is 0 (see table 3). This double instruction is implemented to minimize the chance of an unintentional entering of the idle mode which would leave the watchdog timer's task of system protection without effect.

Note that PCON is not a bit-addressable register, so the above mentioned sequence for entering the idle mode is obtained by byte-handling instructions, as shown in the following example:

```
ORL    PCON,#00000001B ;Set bit IDLE, bit IDLS must not be set
ORL    PCON,#00100000B ;Set bit IDLS, bit IDLE must not be set
```

The instruction that sets bit IDLS is the last instruction executed before going into idle mode.

There are two ways to terminate the idle mode:

- The idle mode can be terminated by activating any enable interrupt. This interrupt will be serviced and normally the instruction to be executed following the RETI instruction will be the one following the instruction that sets the bit IDLS.
- The other way to terminate the idle mode, is a hardware reset. Since the oscillator is still running, the hardware reset must be held active only for two machine cycles for a complete reset.

Power-Down Mode

In the power-down mode, the on-chip oscillator is stopped. Therefore all functions are stopped; only the contents of the on-chip RAM and the SFR's are maintained. The port pins controlled by their port latches output the values that are held by their SFR's.

The port pins which serve the alternate output functions show the values they had at the end of the last cycle of the instruction which initiated the power-down mode; when the clockout signal (CLKOUT, P1.6) is enabled, it will stop at low level. ALE and PSEN# hold at logic low level (see table 4).

To enter the power-down mode the pin PE# must be on low level. The power-down mode then is entered by two consecutive instructions. The first instruction has to set the flag bit PDE (PCON.1) and must not set bit PDS (PCON.6), the following instruction has to set the start bit PDS (PCON.6) and must not set bit PDE (PCON.1). The hardware ensures that a concurrent setting of both bits, PDE and PDS, does not initiate the power-down mode. Bits PDE and PDS will automatically be cleared after having been set and the value shown by reading one of these bits is always 0 (see table 3). This double instruction is implemented to minimize the chance of unintentionally entering the power-down mode which could possibly "freeze" the chip's activity in an undesired status.

Note that PCON is not a bit-addressable register, so the above mentioned sequence for entering the power-down mode is obtained by byte-handling instructions, as shown in the following example:

```
ORL    PCON,#00000010B    ;Set bit PDE, bit PDS must not be set
ORL    PCON,#01000000B    ;Set bit PDS, bit PDE must not be set
```

The instruction that sets bit PDS is the last instruction executed before going into power-down mode.

The only exit from power-down mode is a hardware reset. Reset will redefine all SFR's, but will not change the contents of the internal RAM.

In the power-down mode of operation, V_{CC} can be reduced to minimize power consumption. It must be ensured, however, that V_{CC} is not reduced before the power-down mode is invoked, and that V_{CC} is restored to its normal operating level, before the power-down mode is terminated. The reset signal that terminates the power-down mode also restarts the oscillator. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

Differences in Pin Assignments of the SAB 80C515 and SAB 80515

Since the SAB 80C515 is designed in CMOS technology, this device requires no V_{BB} pin, because the die's substrate is internally connected to V_{CC} .

Furthermore, the RAM backup power supply via pin V_{PD} is replaced by the software-controlled power-down mode and power supply via V_{CC} .

Therefore, pins V_{BB} and V_{PD} of the NMOS version SAB 80515 are used for other functions in the SAB 80C515.

Pin 4 (the former pin V_{PD}) is the new PE# pin which enables the use of the power saving modes.

Pin 37 (the former pin V_{BB}) becomes an additional V_{CC} pin. Thus, it is possible to insert a decoupling capacitor between pin 37 (V_{CC}) and pin 38 (V_{SS}) very close to the device, thereby avoiding long wiring and reducing the voltage distortion resulting from high dynamic current peaks.

There is a difference between the NMOS and CMOS version concerning the clock circuitry. When the device is driven from an external source, pin XTAL2 must be driven by the clock signal; pin XTAL1, however, must be left open in the SAB 80C515 (must be tied low in the NMOS version). When using the oscillator with a crystal there is no difference in the circuitry.

Thus, due to its pin compatibility the SAB 80C515 normally substitutes any SAB 80515 without redesign of the user's printed circuit board, but the user has to take care that the two V_{CC} pins are hardwired on-chip. In any case, it is recommended that power is supplied on both V_{CC} pins of the SAB 80C515 to improve the power supply to the chip.

If the power saving modes are to be used, pin PE# must be tied low, otherwise these modes are disabled.

Instruction Set Summary

Mnemonic		Description	Byte	Cycle
Arithmetic operations				
ADD	A,Rn	Add register to accumulator	1	1
ADD	A,direct	Add direct byte to accumulator	2	1
ADD	A,@Ri	Add indirect RAM to accumulator	1	1
ADD	A,#data	Add immediate data to accumulator	2	1
ADDC	A,Rn	Add register to accumulator with carry flag	1	1
ADDC	A,direct	Add direct byte to A with carry flag	2	1
ADDC	A,@Ri	Add indirect RAM to A with carry flag	1	1
ADDC	A,#data	Add immediate data to A with carry flag	2	1
SUBB	A,Rn	Subtract register from A with borrow	1	1
SUBB	A,direct	Subtract direct byte from A with borrow	2	1
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1
SUBB	A,#data	Subtract immediate data from A with borrow	2	1
INC	A	Increment accumulator	1	1
INC	Rn	Increment register	1	1
INC	direct	Increment direct byte	2	1
INC	@Ri	Increment indirect RAM	1	1
DEC	A	Decrement accumulator	1	1
DEC	Rn	Decrement register	1	1
DEC	direct	Decrement direct byte	2	1
DEC	@Ri	Decrement indirect RAM	1	1
INC	DPTR	Increment data pointer	1	2
MUL	AB	Multiply A and B	1	4
DIV	AB	Divide A by B	1	4
DA	A	Decimal adjust accumulator	1	1

Instruction Set Summary (cont'd)

Mnemonic		Description	Byte	Cycle
Logical operations				
ANL	A,Rn	AND register to accumulator	1	1
ANL	A,direct	AND direct byte to accumulator	2	1
ANL	A,@Ri	AND indirect RAM to accumulator	1	1
ANL	A,#data	AND immediate data to accumulator	2	1
ANL	direct,A	AND accumulator to direct byte	2	1
ANL	direct,#data	AND immediate data to direct byte	3	2
ORL	A,Rn	OR register to accumulator	1	1
ORL	A,direct	OR direct byte to accumulator	2	1
ORL	A,@Ri	OR indirect RAM to accumulator	1	1
ORL	A,#data	OR immediate data to accumulator	2	1
ORL	direct,A	OR accumulator to direct byte	2	1
ORL	direct,#data	OR immediate data to direct byte	3	2
XRL	A,Rn	Exclusive OR register to accumulator	1	1
XRL	A,direct	Exclusive OR direct byte to accumulator	2	1
XRL	A,@Ri	Exclusive OR indirect RAM to accumulator	1	1
XRL	A,#data	Exclusive OR immediate data to accumulator	2	1
XRL	direct,A	Exclusive OR accumulator to direct byte	2	1
XRL	direct,#data	Exclusive OR immediate data to direct byte	3	2
CLR	A	Clear accumulator	1	1
CPL	A	Complement accumulator	1	1
RL	A	Rotate accumulator left	1	1
RLC	A	Rotate A left through carry flag	1	1
RR	A	Rotate accumulator right	1	1
RRC	A	Rotate A right through carry flag	1	1
SWAP	A	Swap nibbles within the accumulator	1	1

Instruction Set Summary (cont'd)

Mnemonic		Description	Byte	Cycle
Data transfer				
MOV	A,Rn	Move register to accumulator	1	1
MOV	A,direct*)	Move direct byte to accumulator	2	1
MOV	A,@Ri	Move indirect RAM to accumulator	1	1
MOV	A,#data	Move immediate data to accumulator	2	1
MOV	Rn,A	Move accumulator to register	1	1
MOV	Rn,direct	Move direct byte to register	2	2
MOV	Rn,#data	Move immediate data to register	2	1
MOV	direct,A	Move accumulator to direct byte	2	1
MOV	direct,Rn	Move register to direct byte	2	2
MOV	direct,direct	Move direct byte to direct byte	3	2
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2
MOV	direct,#data	Move immediate data to direct byte	3	2
MOV	@Ri,A	Move accumulator to indirect RAM	1	1
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1
MOV	DPTR,#data 16	Load data pointer with a 16-bit constant	3	2
MOVC	A,@A+DPTR	Move code byte relative to DPTR to accu	1	2
MOVC	A,@A+PC	Move code byte relative to PC to accu	1	2
MOVX	A,@Ri	Move external RAM (8-bit addr.) to accu	1	2
MOVX	A,@DPTR	Move external RAM (16-bit addr.) to accumulator	1	2
MOVX	@Ri,A	Move A to external RAM (8-bit addr.)	1	2
MOVX	@DPTR,A	Move A to external RAM (16-bit addr.)	1	2
PUSH	direct	Push direct byte onto stack	2	2
POP	direct	Pop direct byte from stack	2	2
XCH	A,Rn	Exchange register with accumulator	1	1
XCH	A,direct	Exchange direct byte with accumulator	2	1
XCH	A,@Ri	Exchange indirect RAM with accumulator	1	1
XCHD	A,@Ri	Exchange low-order digit indirect RAM with A	1	1

*) MOV A,ACC is not a valid instruction

Instruction Set Summary (cont'd)

Mnemonic		Description	Byte	Cycle
Program and machine control				
ACALL	addr 11	Absolute subroutine call	2	2
LCALL	addr 16	Long subroutine call	3	2
RET		Return from subroutine	1	2
RETI		Return from interrupt	1	2
AJMP	addr 11	Absolute jump	2	2
LJMP	addr 16	Long jump	3	2
SJMP	rel	Short jump (relative addr.)	2	2
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2
JZ	rel	Jump if accumulator is zero	2	2
JNZ	rel	Jump if accumulator is not zero	2	2
JC	rel	Jump if carry flag is set	2	2
JNC	rel	Jump if carry flag is not set	2	2
JB	bit,rel	Jump if direct bit is set	3	2
JNB	bit,rel	Jump if direct bit is not set	3	2
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2
CJNE	A,direct,rel	Compare direct byte to A and jump if not equal	3	2
CJNE	A,#data,rel	Comp. immed. to A and jump if not equal	3	2
CJNE	Rn,#data,rel	Comp. immed. to reg. and jump if not equal	3	2
CJNE	@Ri,#data,rel	Comp. immed. to ind. and jump if not equal	3	2
DJNZ	Rn,rel	Decrement register and jump if not zero	2	2
DJNZ	direct,rel	Decrement direct and jump if not zero	3	2
NOP		No operation	1	1

Instruction Set Summary (cont'd)

Mnemonic		Description	Byte	Cycle
Boolean variable manipulation				
CLR	C	Clear carry flag	1	1
CLR	bit	Clear direct bit	2	1
SETB	C	Set carry flag	1	1
SETB	bit	Set direct bit	2	1
CPL	C	Complement carry flag	1	1
CPL	bit	Complement direct bit	2	1
ANL	C,bit	AND direct bit to carry flag	2	2
ANL	C,/bit	AND complement of direct bit to carry	2	2
ORL	C,bit	OR direct bit to carry flag	2	2
ORL	C,/bit	OR complement of direct bit to carry	2	2
MOV	C,bit	Move direct bit to carry flag	2	1
MOV	bit,C	Move carry flag to direct bit	2	2

Notes on data addressing modes:

- Rn – Working register R0 – R7
- direct – 128 internal RAM locations, any I/O port, control or status register
- @Ri – Indirect internal or external RAM location addressed by register R0 or R1
- #data – 8-bit constant included in instruction
- #data 16 – 16-bit constant included as bytes 2 and 3 of instruction
- bit – 128 software flags, any I/O pin, control or status bit
- A – Accumulator

Notes on program addressing modes

- addr 16 – Destination address for LCALL and LJMP may be anywhere within the 64 Kbyte program memory address space.
- addr 11 – Destination address for ACALL and AJMP will be within the same 2 Kbyte page of program memory as the first byte of the following instruction.
- rel – SJMP and all conditional jumps include an 8-bit offset byte. Range is + 127/– 128 bytes relative to first byte of the following instruction.

All mnemonics copyrighted © Intel Corporation 1980

Instruction Op Codes in Hexadecimal Order

Hex code	Number of bytes	Mnemonic	Operands	Hex code	Number of bytes	Mnemonic	Operands
00	1	NOP		33	1	RLC	A
01	2	AJMP	<i>code addr</i>	34	2	ADDC	A,#data
02	3	LJMP	<i>code addr</i>	35	2	ADDC	A,data addr
03	1	RR	A	36	1	ADDC	A,@R0
04	1	INC	A	37	1	ADDC	A,@R1
05	2	INC	<i>data addr</i>	38	1	ADDC	A,R0
06	1	INC	@R0	39	1	ADDC	A,R1
07	1	INC	@R1	3A	1	ADDC	A,R2
08	1	INC	R0	3B	1	ADDC	A,R3
09	1	INC	R1	3C	1	ADDC	A,R4
0A	1	INC	R2	3D	1	ADDC	A,R5
0B	1	INC	R3	3E	1	ADDC	A,R7
0C	1	INC	R4	3F	1	ADDC	A,R7
0D	1	INC	R5	40	2	JC	<i>code addr</i>
0E	1	INC	R6	41	2	AJMP	<i>code addr</i>
0F	1	INC	R7	42	2	ORL	<i>data addr,A</i>
10	3	JBC	<i>bit addr,code addr</i>	43	3	ORL	<i>data addr,#data</i>
11	2	ACALL	<i>code addr</i>	44	2	ORL	A,#data
12	3	LCALL	<i>code addr</i>	45	2	ORL	A,data addr
13	1	RRC	A	46	1	ORL	A,@R0
14	1	DEC	A	47	1	ORL	A,@R1
15	2	DEC	<i>data addr</i>	48	1	ORL	A,R0
16	1	DEC	@R0	49	1	ORL	A,R1
17	1	DEC	@R1	4A	1	ORL	A,R2
18	1	DEC	R0	4B	1	ORL	A,R3
19	1	DEC	R1	4C	1	ORL	A,R4
1A	1	DEC	R2	4D	1	ORL	A,R5
1B	1	DEC	R3	4E	1	ORL	A,R6
1C	1	DEC	R4	4F	1	ORL	A,R7
1D	1	DEC	R5	50	2	JNC	<i>code addr</i>
1E	1	DEC	R6	51	2	ACALL	<i>code addr</i>
1F	1	DEC	R7	52	2	ANL	<i>data addr,A</i>
20	3	JB	<i>bit addr,code addr</i>	53	3	ANL	<i>data addr,#data</i>
21	2	AJMP	<i>code addr</i>	54	2	ANL	A,#data
22	1	RET		55	2	ANL	A,data addr
23	1	RL	A	56	1	ANL	A,@R0
24	2	ADD	A,#data	57	1	ANL	A,@R1
25	2	ADD	A,data addr	58	1	ANL	A,R0
26	1	ADD	A,@R0	59	1	ANL	A,R1
27	1	ADD	A,@R1	5A	1	ANL	A,R2
28	1	ADD	A,R0	5B	1	ANL	A,R3
29	1	ADD	A,R1	5C	1	ANL	A,R4
2A	1	ADD	A,R2	5D	1	ANL	A,R5
2B	1	ADD	A,R3	5E	1	ANL	A,R6
2C	1	ADD	A,R4	5F	1	ANL	A,R7
2D	1	ADD	A,R5	60	2	JZ	<i>code addr</i>
2E	1	ADD	A,R6	61	2	AJMP	<i>code addr</i>
2F	1	ADD	A,R7	62	2	XRL	<i>data addr,A</i>
30	3	JNB	<i>bit addr,code addr</i>	63	3	XRL	<i>data addr,#data</i>
31	2	ACALL	<i>code addr</i>	64	2	XRL	A,#data
32	1	RETI		65	2	XRL	A,data addr

Instruction Op Codes in Hexadecimal Order (cont'd)

Hex code	Number of bytes	Mnemonic	Operands	Hex code	Number of bytes	Mnemonic	Operands
66	1	XRL	A,@R0	99	1	SUBB	A,R1
67	1	XRL	A,@R1	9A	1	SUBB	A,R2
68	1	XRL	A,R0	9B	1	SUBB	A,R3
69	1	XRL	A,R1	9C	1	SUBB	A,R4
6A	1	XRL	A,R2	9D	1	SUBB	A,R5
6B	1	XRL	A,R3	9E	1	SUBB	A,R6
6C	1	XRL	A,R4	9F	1	SUBB	A,R7
6D	1	XRL	A,R5	A0	2	ORL	C,/bit addr
6E	1	XRL	A,R6	A1	2	AJMP	code addr
6F	1	XRL	A,R7	A2	2	MOV	C,/bit addr
70	2	JNZ	code addr	A3	1	INC	DPTR
71	2	ACALL	code addr	A4	1	MUL	AB
72	2	ORL	C,/bit addr	A5		reserved	
73	1	JMP	@A+DPTR	A6	2	MOV	@R0,data addr
74	2	MOV	A,#data	A7	2	MOV	@R1,data addr
75	3	MOV	data addr,#data	A8	2	MOV	R0,data addr
76	2	MOV	@R0,#data	A9	2	MOV	R1,data addr
77	2	MOV	@R1,#data	AA	2	MOV	R2,data addr
78	2	MOV	R0,#data	AB	2	MOV	R3,data addr
79	2	MOV	R1,#data	AC	2	MOV	R4,data addr
7A	2	MOV	R2,#data	AD	2	MOV	R5,data addr
7B	2	MOV	R3,#data	AE	2	MOV	R6,data addr
7C	2	MOV	R4,#data	AF	2	MOV	R7,data addr
7D	2	MOV	R5,#data	B0	2	ANL	C,/bit addr
7E	2	MOV	R6,#data	B1	2	ACALL	code addr
7F	2	MOV	R7,#data	B2	2	CPL	bit addr
80	2	SJMP	code addr	B3	1	CPL	C
81	2	AJMP	code addr	B4	3	CJNE	A,#data,code addr
82	2	ANL	C,/bit addr	B5	3	CJNE	A,data addr,code addr
83	1	MOVC	A,@A+PC	B6	3	CJNE	@R0,#data,code addr
84	1	DIV	AB	B7	3	CJNE	@R1,#data,code addr
85	3	MOV	data addr,data addr	B8	3	CJNE	R0,#data,code addr
86	2	MOV	data addr,@R0	B9	3	CJNE	R1,#data,code addr
87	2	MOV	data addr,@R1	BA	3	CJNE	R2,#data,code addr
88	2	MOV	data addr,R0	BB	3	CJNE	R3,#data,code addr
89	2	MOV	data addr,R1	BC	3	CJNE	R4,#data,code addr
8A	2	MOV	data addr,R2	BD	3	CJNE	R5,#data,code addr
8B	2	MOV	data addr,R3	BE	3	CJNE	R6,#data,code addr
8C	2	MOV	data addr,R4	BF	3	CJNE	R7,#data,code addr
8D	2	MOV	data addr,R5	C0	2	PUSH	data addr
8E	2	MOV	data addr,R6	C1	2	AJMP	code addr
8F	2	MOV	data addr,R7	C2	2	CLR	bit addr
90	3	MOV	DPTR,#data	C3	1	CLR	C
91	2	ACALL	code addr	C4	1	SWAP	A
92	2	MOV	bit addr,C	C5	2	XCH	A,data addr
93	1	MOVC	A,@A+DPTR	C6	1	XCH	A,@R0
94	2	SUBB	A,#data	C7	1	XCH	A,@R1
95	2	SUBB	A,data addr	C8	1	XCH	A,R0
96	1	SUBB	A,@R0	C9	1	XCH	A,R1
97	1	SUBB	A,@R1	CA	1	XCH	A,R2
98	1	SUBB	A,R0	CB	1	XCH	A,R3

Instruction Op Codes in Hexadecimal Order (cont'd)

Hex code	Number of bytes	Mnemonic	Operands	Hex code	Number of bytes	Mnemonic	Operands
CC	1	XCH	A,R4	FD	1	MOV	R5,A
CD	1	XCH	A,R5	FE	1	MOV	R6,A
CE	1	XCH	A,R6	FF	1	MOV	R7,A
CF	1	XCH	A,R7				
D0	2	POP	<i>data addr</i>				
D1	2	ACALL	<i>code addr</i>				
D2	2	SETB	<i>bit addr</i>				
D3	1	SETB	C				
D4	1	DA	A				
D5	3	DJNZ	<i>data addr,code addr</i>				
D6	1	XCHD	A,@R0				
D7	1	XCHD	A,@R1				
D8	2	DJNZ	R0, <i>code addr</i>				
D9	2	DJNZ	R1, <i>code addr</i>				
DA	2	DJNZ	R2, <i>code addr</i>				
DB	2	DJNZ	R3, <i>code addr</i>				
DC	2	DJNZ	R4, <i>code addr</i>				
DD	2	DJNZ	R5, <i>code addr</i>				
DE	2	DJNZ	R6, <i>code addr</i>				
DF	2	DJNZ	R7, <i>code addr</i>				
E0	1	MOVX	A,@DPTR				
E1	2	AJMP	<i>code addr</i>				
E2	1	MOVX	A,@R0				
E3	1	MOVX	A,@R1				
E4	1	CLR	A				
E5	2	MOV	A, <i>data addr</i> *)				
E6	1	MOV	A,@R0				
E7	1	MOV	A,@R1				
E8	1	MOV	A,R0				
E9	1	MOV	A,R1				
EA	1	MOV	A,R2				
EB	1	MOV	A,R3				
EC	1	MOV	A,R4				
ED	1	MOV	A,R5				
EE	1	MOV	A,R6				
EF	1	MOV	A,R7				
F0	1	MOVX	@DPTR,A				
F1	2	ACALL	<i>code addr</i>				
F2	1	MOVX	@R0,A				
F3	1	MOVX	@R1,A				
F4	1	CPL	A				
F5	2	MOV	<i>data addr,A</i>				
F6	1	MOV	@R0,A				
F7	1	MOV	@R1,A				
F8	1	MOV	R0,A				
F9	1	MOV	R1,A				
FA	1	MOV	R2,A				
FB	1	MOV	R3,A				
FC	1	MOV	R4,A				

*) MOV A,ACC is not a valid instruction

Absolute Maximum Ratings

Ambient temperature under bias	0 to + 70°C (SAB 80C515) - 40 to + 85°C (SAB 80C515-T40/85) - 40 to + 110°C (SAB 80C515-T40/110)
Storage temperature	- 65 to + 150°C
Voltage on any pin with respect to ground (V_{SS})	- 0.5 to $V_{CC} + 0.5$ V
Voltage on V_{CC} to V_{SS}	- 0.5 to + 6.5 V
Power dissipation	2 W

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

$V_{CC} = 5 \text{ V} \pm 10\%$; $V_{SS} = 0 \text{ V}$; $T_A = 0$ to + 70°C; for SAB 80C515/80C535
 $T_A = - 40$ to + 85°C for SAB 80C515/80C535-T40/85
 $T_A = - 40$ to + 110°C for SAB 80C515/80C535-T40/110

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Input low voltage (except EA#)	V_{IL}	- 0.5	$0.2 V_{CC}$ - 0.1	V	-
Input low voltage (EA#)	V_{IL1}	- 0.5	$0.2 V_{CC}$ - 0.3	V	-
Input high voltage (except RESET# and XTAL2)	V_{IH}	$2.0 V_{CC}$ + 0.9	V_{CC} + 0.5	V	-
Input high voltage to XTAL2	V_{IH1}	$0.7 V_{CC}$	V_{CC} + 0.5	V	-
Input high voltage to RESET#	V_{IH2}	$0.6 V_{CC}$	V_{CC} + 0.5	V	-
Output low voltage, ports 1, 2, 3, 4, 5	V_{OL}	-	0.45	V	$I_{OL} = 1.6 \text{ mA } 1)$
Output low voltage, port 0, ALE, PSEN#	V_{OL1}	-	0.45	V	$I_{OL} = 3.2 \text{ mA } 1)$
Output high voltage, ports 1, 2, 3, 4, 5	V_{OH}	2.4 $0.9 V_{CC}$	- -	V V	$I_{OH} = - 80 \mu\text{A}$ $I_{OH} = - 10 \mu\text{A}$
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V_{OH1}	2.4 $0.9 V_{CC}$	- -	V V	$I_{OH} = - 400 \mu\text{A}$ $I_{OH} = - 40 \mu\text{A } 2)$
Logic 0 input current, ports 1, 2, 3, 4, 5	I_{IL}	-	- 50	μA	$V_{IN} = 0.45 \text{ V}$

for notes see next page

DC Characteristics (cont'd)

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Output high voltage (port 0 in external bus mode, ALE PSEN)	V_{OH1}	2.4 0.9 I_{CC}	—	V	$I_{OH} = -400 \mu A$ $I_{OH} = -40 \mu A$ ²⁾
Logic 0 input current, ports 1, 2, 3, 4, 5,	I_{IL}	—	-50	μA	$V_{IN} = 0.45 V$
Input low current to RESET# for reset	I_{IL2}	—	-100	μA	$V_{IN} = 0.45 V$
Logical 1-to-0 transition current, ports 1, 2, 3, 4, 5	I_{TL}	—	-650	μA	$V_{IN} = 2 V$
Input leakage current (port 0, EA#)	I_{LI}	—	± 10	μA	$0.45 < V_{IN} < V_{CC}$
Pin capacitance	C_{IO}	—	10	pF	$f_C = 1 MHz$, $T_A = 25^\circ C$
Power-supply current:					
Active mode, 12 MHz ⁶⁾	—	—	35	mA	$V_{CC} = 5 V$ ⁴⁾
Idle mode, 12 MHz ⁶⁾	—	—	13	mA	$V_{CC} = 5 V$ ⁵⁾
Active mode, 16 MHz ⁶⁾	—	—	46	mA	$V_{CC} = 5 V$ ⁴⁾
Idle mode, 16 MHz ⁶⁾	—	—	17	mA	$V_{CC} = 5 V$ ⁵⁾
Power-down mode	—	—	50	μA	$V_{CC} = 2 V$ to $5.5 V$ ³⁾

Notes

- Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and ports 1, 3, 4 and 5. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation.
In the worst case (capacitive loading $> 100 pF$), the noise pulse on ALE line may exceed 0.8 V.
Then, it may be desirable to qualify ALE with a Schmitttrigger, or use an address latch with a Schmitttrigger strobe input.
- Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9 V_{CC} specification when the address bits are stabilizing.
- Power-down I_{CC} is measured with: EA# = Port 0 = Port 6 = V_{CC} ; XTAL1 = N.C.; XTAL2 = V_{SS} ; RESET# = V_{CC} ; $V_{AGND} = V_{SS}$; all other pins are disconnected.
- I_{CC} (active mode) is measured with: XTAL2 driven with the clock signal according to the figure below; XTAL1 = N.C.; EA# = Port 0 = Port 6 = V_{CC} ; RESET# = V_{SS} ; all other pins are disconnected. I_{CC} might be slightly higher if a crystal oscillator is used.
- I_{CC} (idle mode) is measured with: XTAL2 driven with the clock signal according to the figure below; XTAL1 = N.C.; EA# = V_{SS} ; Port 0 = Port 6 V_{CC} ; RESET# = V_{CC} ; all other pins are disconnected; all on-chip peripherals are disabled.
- I_{CC} at other frequencies is given by:
Active mode: $I_{CC \max} (mA) = 2.67 \times f_{osc} (MHz) + 3.00$
Idle mode: $I_{CC \max} (mA) = 0.88 \times f_{osc} (MHz) + 2.50$
where f_{osc} is the oscillator frequency in MHz.
 $I_{CC \max}$ is given in mA and measured at $V_{CC} = 5 V$ (see also notes 4 and 5)

A/D Converter Characteristics

 $V_{CC} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$; $V_{AREF} = V_{CC} \pm 5\%$; $V_{AGND} = V_{SS} \pm 0.2\text{ V}$;

 $V_{IntAREF} - V_{IntAGND} \geq 1\text{ V}$; $T_A = 0\text{ to } +70^\circ\text{C}$ for SAB 80C515/80C535

 $T_A = -40\text{ to } +85^\circ\text{C}$ for SAB 80C515, 80C535-T40/85


 $T_A = -40\text{ to } +110^\circ\text{C}$ for SAB 80C515, 80C535-T40/110

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Analog input voltage	V_{AINPUT}	V_{AGND} - 0.2	-	V_{AREF} - 0.2	V	9)
Analog input capacitance	C_I	-	25	45	pF	7)
Load time	t_L	-	-	$2\ t_{CY}$	μs	-
Sample time (incl. load time)	t_S	-	-	$7\ t_{CY}$	μs	-
Conversion time (incl. sample time)	t_C	-	-	$13\ t_{CY}$	μs	-
Differential non-linearity	DNLE	-	$\pm 1/2$	$= 1$	LSB	$V_{IntAREF} =$
Integral non-linearity	INLE	-	$\pm 1/2$	$= 1$	LSB	$V_{AREF} = V_{CC}$
Offset error		-	$\pm 1/2$	$= 1$	LSB	$V_{IntAGND} =$
Gain error		-	$\pm 1/2$	$= 1$	LSB	$V_{AGND} = V_{SS}$
Total unadjusted error	TUE	-	± 1	$= 2$	LSB	7)
V_{AREF} supply current	I_{REF}	-	-	5	mA	8)
Internal reference error	$V_{IntREFERR}$	-	-	TBD	mV	8)

7) The output impedance of the analog source must be low enough to assure full loading of the sample capacitance (C_I) during load time (t_L). After charging of the internal capacitance (C_I) in the load time (t_L) the analog input must be held constant for the rest of the sample time (t_S).

8) The differential impedance Z_D of the analog reference voltage source must be less than $1\text{ k}\Omega$ at reference supply voltage.

9) Exceeding these limit values at one or more input channels will cause additional current which is sunk / sourced at these channels. This may also affect the accuracy of other channels which are operated within these specifications.



AC Characteristics for SAB 80C515/80C535

$V_{CC} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$ (C_L for Port 0, ALE and PSEN# outputs = 100 pF; C_L for all outputs = 80 pF) $T_A = 0$ to $+70^\circ\text{C}$ for SAB 80C515/80C535

$T_A = -40$ to $+85^\circ\text{C}$ for SAB 80C515/80C535-T40/85

$T_A = -40$ to $+110^\circ\text{C}$ for SAB 80C515/80C535-T40/110

Parameter	Symbol	Limit Values				Unit
		12 MHz clock		Variable clock 1/ $t_{CLCL} = 0.5$ to 12 MHz		
		min.	max.	min.	max.	

Program Memory Characteristics

ALE pulse width	t_{LHLL}	127	–	$2 t_{CLCL} - 40$	–	ns
Address setup to ALE	t_{AVLL}	53	–	$t_{CLCL} - 30$	–	ns
Address hold after ALE	t_{LLAX}	48	–	$t_{CLCL} - 35$	–	ns
ALE to valid instruction in	t_{LLIV}	–	233	–	$4 t_{CLCL} - 100$	ns
ALE to PSEN#	t_{LLPL}	58	–	$t_{CLCL} - 25$	–	ns
PSEN# pulse width	t_{PLPH}	215	–	$3 t_{CLCL} - 35$	–	ns
PSEN# to valid instruction in	t_{PLIV}	–	150	–	$3 t_{CLCL} - 100$	ns
Input instruction hold after PSEN#	t_{PXIX}	0	–	0	–	ns
Input instruction float after PSEN#	$t_{PXIZ}^{1)}$	–	63	–	$t_{CLCL} - 20$	ns
Address valid after PSEN#	$t_{PXAV}^{1)}$	75	–	$t_{CLCL} - 8$	–	ns
Address to valid instruction in	t_{AVIV}	–	302	–	$5 t_{CLCL} - 115$	ns
Address float to PSEN#	t_{AZPL}	0	–	0	–	ns

¹⁾ Interfacing the SAB 80C515 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

AC Characteristics for SAB 80C515/80C535 (cont'd)

$V_{CC} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$ (C_L for Port 0, ALE and PSEN# outputs = 100 pF; C_L for all outputs = 80 pF)
 $T_A = 0$ to $+70^\circ\text{C}$ for SAB 80C515/80C535
 $T_A = -40$ to $+85^\circ\text{C}$ for SAB 80C515/80C535-T40/85
 $T_A = -40$ to $+110^\circ\text{C}$ for SAB 80C515.80C535-T40/110

Parameter	Symbol	Limit Values				Unit
		12 MHz clock		Variable clock 1/ $t_{CLCL} = 0.5$ to 12 MHz		
		min.	max.	min.	max.	

External Data Memory Characteristics


RD# pulse width	t_{RLRH}	400	–	$6 t_{CLCL} - 100$	–	ns
WR# pulse width	t_{WLWH}	400	–	$6 t_{CLCL} - 100$	–	ns
Address hold after ALE	t_{LLAX2}	132	–	$2 t_{CLCL} - 35$	–	ns
RD# to valid data in	t_{RLDV}	–	252	–	$5 t_{CLCL} - 165$	ns
DATA hold after RD#	t_{RHDX}	0	–	0	–	ns
Data float after RD#	t_{RHDZ}	–	97	–	$2 t_{CLCL} - 70$	ns
ALE to valid data in	t_{LLDV}	–	517	–	$8 t_{CLCL} - 150$	ns
Address to valid data in	t_{AVDV}	–	585	–	$9 t_{CLCL} - 165$	ns
ALE to WR# or RD#	t_{LLWL}	200	300	$3 t_{CLCL} - 50$	$3 t_{CLCL} + 50$	ns
WR# or RD# high to ALE high	t_{WHLH}	43	123	$t_{CLCL} - 40$	$t_{CLCL} + 40$	ns
Address valid to WR#	t_{AVWL}	203	–	$4 t_{CLCL} - 130$	–	ns
Data valid to WR# transition	t_{QVWX}	33	–	$t_{CLCL} - 50$	–	ns
Data setup before WR#	t_{QVWH}	433	–	$7 t_{CLCL} - 150$	–	ns
Data hold after WR#	t_{WHQX}	33	–	$t_{CLCL} - 50$	–	ns
Address float after RD#	t_{RLAZ}	–	0	–	0	ns

AC Characteristics for SAB 80C515/80C535 (cont'd)

Parameter	Symbol	Limit Values		Unit
		Variable clock Frequ. = 0.5 to 12 MHz		
		min.	max.	


External Clock Drive

Oscillator period	t_{CLCL}	83.3	2000	ns
Oscillator frequency	$1/t_{CLCL}$	0.5	12	MHz
High time	t_{CHCX}	20	–	ns
Low time	t_{CLCX}	20	–	ns
Rise time	t_{CLCH}	–	20	ns
Fall time	t_{CHCL}	–	20	ns



System Clock Timing for SAB 80C515/80C535

Parameter	Symbol	Limit Values				Unit
		12 MHz clock		Variable clock 1/ $f_{CLCL} = 0.5$ to 12 MHz		
		min.	max.	min.	max.	
ALE to CLKOUT	t_{LLSH}	543	-	$7 f_{CLCL} - 40$	-	ns
CLKOUT high time	t_{SHSL}	127	-	$2 f_{CLCL} - 40$	-	ns
CLKOUT low time	t_{SLSH}	793	-	$10 f_{CLCL} - 40$	-	ns
CLKOUT low to ALE high	t_{SLLH}	43	123	$f_{CLCL} - 40$	$f_{CLCL} + 40$	ns



AC Characteristics for SAB 80C515-16/80C535-16

$V_{CC} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$ (C_L for Port 0, ALE and PSEN# outputs = 100 pF; C_L for all outputs = 80 pF) $T_A = 0$ to $+70^\circ\text{C}$ for SAB 80C515-16/80C535-16
 $T_A = -40$ to $+85^\circ\text{C}$ for SAB 80C515-16/80C535-16-T40/85

Parameter	Symbol	Limit Values				Unit
		16 MHz clock		Variable clock 1/ $t_{CLCL} = 0.5$ to 16 MHz		
		min.	max.	min.	max.	

Program Memory Characteristics

ALE pulse width	t_{HLL}	85	-	$2 t_{CLCL} - 40$	-	ns
Address setup to ALE	t_{AVLL}	33	-	$t_{CLCL} - 30$	-	ns
Address hold after ALE	t_{LLAX}	28	-	$t_{CLCL} - 35$	-	ns
ALE to valid instruction in	t_{LLIV}	-	150	-	$4 t_{CLCL} - 100$	ns
ALE to PSEN#	t_{LLPL}	38	-	$t_{CLCL} - 25$	-	ns
PSEN# pulse width	t_{PLPH}	153	-	$3 t_{CLCL} - 35$	-	ns
PSEN# to valid instruction in	t_{PLIV}	-	88	-	$3 t_{CLCL} - 100$	ns
Input instruction hold after PSEN#	t_{PXIX}	0	-	0	-	ns
Input instruction float after PSEN#	$t_{PXIZ}^{1)}$	-	48	-	$t_{CLCL} - 20$	ns
Address valid after PSEN#	$t_{PXAV}^{1)}$	60	-	$t_{CLCL} - 8$	-	ns
Address to valid instruction in	t_{AVIV}	-	223	-	$5 t_{CLCL} - 115$	ns
Address float to PSEN#	t_{AZPL}	0	-	0	-	ns

¹⁾ Interfacing the SAB 80C515-16 to devices with float times up to 55 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

AC Characteristics for SAB 80C515-16/80C535-16 (cont'd)

$V_{CC} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$ (C_L for Port 0, ALE and PSEN# outputs = 100 pF; C_L for all outputs = 80 pF)

$T_A = 0$ to $+70^\circ\text{C}$ for SAB 80C515-16/80C535-16

$T_A = -40$ to $+85^\circ\text{C}$ for SAB 80C515-16/80C535-16-T40/85

Parameter	Symbol	Limit Values				Unit
		16 MHz clock		Variable clock 1/ $t_{CLCL} = 0.5$ to 16 MHz		
		min.	max.	min.	max.	

External Data Memory Characteristics


RD# pulse width	t_{RLRH}	275	–	$6 t_{CLCL} - 100$	–	ns
WR# pulse width	t_{WLWH}	275	–	$6 t_{CLCL} - 100$	–	ns
Address hold after ALE	t_{LLAX2}	90	–	$2 t_{CLCL} - 35$	–	ns
RD# to valid data in	t_{RLDV}	–	148	–	$5 t_{CLCL} - 165$	ns
DATA hold after RD#	t_{RHDX}	0	–	0	–	ns
Data float after RD#	t_{RHDZ}	–	55	–	$2 t_{CLCL} - 70$	ns
ALE to valid data in	t_{LLDV}	–	350	–	$8 t_{CLCL} - 150$	ns
Address to valid data in	t_{AVDV}	–	398	–	$9 t_{CLCL} - 165$	ns
ALE to WR# or RD#	t_{LLWL}	138	238	$3 t_{CLCL} - 50$	$3 t_{CLCL} + 50$	ns
WR# or RD# high to ALE high	t_{WHLH}	23	103	$t_{CLCL} - 40$	$t_{CLCL} + 40$	ns
Address valid to WR#	t_{AVWL}	120	–	$4 t_{CLCL} - 130$	–	ns
Data valid to WR# transition	t_{QVWX}	13	–	$t_{CLCL} - 50$	–	ns
Data setup before WR#	t_{QVWH}	288	–	$7 t_{CLCL} - 150$	–	ns
Data hold after WR#	t_{WHQX}	13	–	$t_{CLCL} - 50$	–	ns
Address float after RD#	t_{RLAZ}	–	0	–	0	ns

AC Characteristics for SAB 80C515-16/80C535-16 (cont'd)

Parameter	Symbol	Limit Values		Unit
		Variable clock Frequ. = 0.5 to 16 MHz		
		min.	max.	


External Clock Drive

Oscillator period	t_{CLCL}	62.5	2000	ns
Oscillator frequency	$1/t_{CLCL}$	0.5	16	MHz
High time	t_{CHCX}	15	-	ns
Low time	t_{CLCX}	15	-	ns
Rise time	t_{CLCH}	-	15	ns
Fall time	t_{CHCL}	-	15	ns



System Clock Timing for SAB 80C515-16/80C535-16

Parameter	Symbol	Limit Values				Unit
		16 MHz clock		Variable clock 1/ $t_{CLCL} = 0.5$ to 16 MHz		
		min.	max.	min.	max.	
ALE to CLKOUT	t_{LLSH}	398	-	$7 t_{CLCL} - 40$	-	ns
CLKOUT high time	t_{SHSL}	85	-	$2 t_{CLCL} - 40$	-	ns
CLKOUT low time	t_{SLSH}	585	-	$10 t_{CLCL} - 40$	-	ns
CLKOUT low to ALE high	t_{SLLH}	23	103	$t_{CLCL} - 40$	$t_{CLCL} + 40$	ns




ROM Verification Characteristics

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$; $V_{CC} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Address to valid data	t_{AVQV}	-	$48/t_{CLCL}$	ns
ENABLE to valid data	t_{ELQV}	-	$48/t_{CLCL}$	ns
Data float after ENABLE	t_{EHQZ}	0	$48/t_{CLCL}$	ns
Oscillator frequency	$1/t_{CLCL}$	4	6	MHz



ROM Verification





Address: P1.0–P1.7 = A0–A7
 P2.0–P2.4 = A8–A12
 Data: Port 0 = D0–D7


Inputs: P2.5–P2.6, PSEN# = V_{SS}
 ALE, EA# = V_{IH}
 RESET# = V_{IH1}

Waveforms






AC Testing: Input, Output Waveforms



AC inputs during testing are driven at $V_{CC} - 0.5V$ for a logic '1' and $0.45V$ for a logic '0'.
Timing measurements are made at $V_{IH, min}$ for a logic '1' and $V_{IL, max}$ for a logic '0'.

AC Testing: Float Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV deviation from the load voltage V_{OH}/V_{OL} occurs. $I_{OL}/I_{OH} \geq \pm 20\text{ mA}$.