
# DISCRETE SEMICONDUCTORS

# DATA SHEET



# **PBSS4240DPN**40 V low V<sub>CEsat</sub> NPN/PNP transistor

Product data sheet 2003 Feb 20



# 40 V low V<sub>CEsat</sub> NPN/PNP transistor

# PBSS4240DPN

### **FEATURES**

- Low collector-emitter saturation voltage V<sub>CEsat</sub>
- High collector current capability I<sub>C</sub> and I<sub>CM</sub>
- High collector current gain hFE at high IC
- High efficiency leading to reduced heat generation
- Reduced printed-circuit board area requirements.

## **APPLICATIONS**

- Power management:
  - Complementary MOSFET driver
  - Dual supply line switching.
- · Peripheral driver:
  - Half and full bridge motor drivers
  - Multi-phase stepper motor driver.

### **DESCRIPTION**

NPN/PNP low  $V_{\text{CEsat}}$  transistor pair in a SOT457 (SC-74) plastic package.

# **MARKING**

TYPE NUMBER	MARKING CODE
PBSS4240DPN	M3

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MA	LINUT	
STIVIBUL	PARAMETER	NPN	PNP	UNIT
V <sub>CEO</sub>	emitter-collector voltage	40	-40	V
I <sub>C</sub>	collector current (DC)	1.35	-1.1	Α
I <sub>CRP</sub>	repetitive peak collector current	2	-2	Α
I <sub>CM</sub>	peak collector current	3	-3	Α
R <sub>CEsat</sub>	equivalent on-resistance	200	260	mΩ

### **PINNING**

PIN	DESCRIPTION		
1, 4	emitter	TR1; TR2	
2, 5	base	TR1; TR2	
6, 3	collector	TR1; TR2	




Fig.1 Simplified outline SOT457 (SC-74) and symbol.

# 40 V low V<sub>CEsat</sub> NPN/PNP transistor

PBSS4240DPN

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per transistor unless otherwise specified; for the PNP transistor with negative polarity					
V <sub>CBO</sub>	collector-base voltage	open emitter	_	40	V
$V_{CEO}$	collector-emitter voltage	open base	_	40	V
V <sub>EBO</sub>	emitter-base voltage	open collector	_	5	V
I <sub>C</sub>	collector current (DC)		_		
	NPN		_	1.35	Α
	PNP		_	-1.1	Α
I <sub>CRP</sub>	repetitive peak collector current	note 1	_	2	А
I <sub>CM</sub>	peak collector current	single peak	_	3	А
I <sub>B</sub>	base current (DC)		_	300	mA
I <sub>BM</sub>	peak base current		_	1	А
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C; note 2	_	370	mW
		T <sub>amb</sub> ≤ 25 °C; note 3	_	310	mW
		T <sub>amb</sub> ≤ 25 °C; note 1	_	1.1	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>j</sub>	junction temperature		_	150	°C
T <sub>amb</sub>	operating ambient temperature		-65	+150	°C
Per device	)	·		•	•
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C; note 2	_	600	mW

### **Notes**

- 1. Operated under pulsed conditions: duty cycle  $\delta \le 20\%$ ; pulse width tp  $\le 10$  ms; mounting pad for collector standard footprint.
- 2. Device mounted on a printed-circuit board; single-sided copper; tinplated; mounting pad for collector 1 cm<sup>2</sup>.
- 3. Device mounted on a printed-circuit board; single-sided copper; tinplated; standard footprint.

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT	
Per transistor					
R <sub>th j-a</sub>	thermal resistance from junction to	in free air; note 1	340	K/W	
	ambient	in free air; note 2	110	K/W	

### **Notes**

- 1. Device mounted on a printed-circuit board, single-sided copper, tinplated, mounting pad for collector 1 cm<sup>2</sup>.
- 2. Operated under pulsed conditions: pulse width  $t_p \le 10$  ms; duty cycle  $\delta \le 0.20$ ; mounting pad for collector standard footprint.

# 40 V low $V_{CEsat}$ NPN/PNP transistor

# PBSS4240DPN

## **CHARACTERISTICS**

 $T_{amb}$  = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Per transistor unless otherwise specified; for the PNP transistor with negative polarity							
I <sub>CBO</sub>	collector-base cut-off current	V <sub>CB</sub> = 40 V; I <sub>E</sub> = 0	_	_	100	nA	
		$V_{CB} = 40 \text{ V}; I_E = 0; T_j = 150 ^{\circ}\text{C}$	_	_	50	μΑ	
I <sub>CEO</sub>	collector-emitter cut-off current	V <sub>CE</sub> = 30 V; I <sub>B</sub> = 0	_	_	100	nA	
I <sub>EBO</sub>	emitter-base cut-off current	V <sub>EB</sub> = 5 V; I <sub>C</sub> = 0	<u> </u>	_	100	nA	
h <sub>FE</sub>	DC current gain	V <sub>CE</sub> = 5 V; I <sub>C</sub> = 1 mA	300	_	_		
f <sub>T</sub>	transition frequency	I <sub>C</sub> = 50 mA; V <sub>CE</sub> = 10 V; f = 100 MHz	150	_	_	MHz	
C <sub>c</sub>	collector capacitance	$V_{CB} = 10 \text{ V}; I_E = I_e = 0;$ f = 1 MHz	_	_	12	pF	
TR1 (NPN)	)		•	•	•		
h <sub>FE</sub>	DC current gain	V <sub>CE</sub> = 5 V; I <sub>C</sub> = 500 mA	300	_	900		
		V <sub>CE</sub> = 5 V; I <sub>C</sub> = 1 A	200	_	_		
		V <sub>CE</sub> = 5 V; I <sub>C</sub> = 2 A; note 1	75	_	_		
V <sub>CEsat</sub>	collector-emitter saturation voltage	I <sub>C</sub> = 100 mA; I <sub>B</sub> = 1 mA	Ī-	60	75	mV	
		I <sub>C</sub> = 500 mA; I <sub>B</sub> = 50 mA	-	80	100	mV	
		I <sub>C</sub> = 1 A; I <sub>B</sub> = 100 mA	_	150	200	mV	
		$I_C = 2 \text{ A}$ ; $I_B = 200 \text{ mA}$ ; note 1	_	300	400	mV	
$V_{BEsat}$	base-emitter saturation voltage	I <sub>C</sub> = 1 A; I <sub>B</sub> = 100 mA	_	_	1.2	V	
$V_{BEon}$	base-emitter turn-on voltage	V <sub>CE</sub> = 5 V; I <sub>C</sub> = 1 A	_	_	1.1	V	
R <sub>CEsat</sub>	equivalent on-resistance	I <sub>C</sub> = 1 A; I <sub>B</sub> = 100 mA	_	_	200	mΩ	
TR2 (PNP)							
h <sub>FE</sub>	DC current gain	$V_{CE} = -5 \text{ V}; I_{C} = -100 \text{ mA}$	300	_	800		
		$V_{CE} = -5 \text{ V}; I_{C} = -500 \text{ mA}$	250	_	_		
		$V_{CE} = -5 \text{ V; } I_{C} = -1 \text{ A}$	160	_	_		
		$V_{CE} = -5 \text{ V}; I_{C} = -2 \text{ A}; \text{ note 1}$	50	_	_		
V <sub>CEsat</sub>	saturation voltage	$I_C = -100 \text{ mA}; I_B = -1 \text{ mA}$	-	-90	-120	mV	
		$I_C = -500 \text{ mA}; I_B = -50 \text{ mA}$	_	-100	-145	mV	
		$I_C = -1 \text{ A}; I_B = -100 \text{ mA}$	_	-180	-260	mV	
		$I_C = -2 \text{ A}$ ; $I_B = -200 \text{ mA}$ ; note 1	_	-400	-530	mV	
$V_{BEsat}$	saturation voltage	$I_C = -1 A$ ; $I_B = -50 \text{ mA}$	_	_	-1.1	V	
$V_{BEon}$	base-emitter turn-on voltage	$V_{CE} = -5 \text{ V}; I_{C} = -1 \text{ A}$	_	_	-1	V	
R <sub>CEsat</sub>	equivalent on-resistance	$I_C = -1 \text{ A}$ ; $I_B = -100 \text{ mA}$ ; note 1	_	_	260	mΩ	

### Note

1. Pulse test:  $t_p \leq 300~\mu s;~\delta \leq 0.02.$ 

# 40 V low V<sub>CEsat</sub> NPN/PNP transistor


# PBSS4240DPN



**TR1 (NPN);**  $V_{CE} = 5 \text{ V}.$ 

- (1)  $T_{amb} = 150 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -55 \, ^{\circ}C$ .


Fig.2 DC current gain as a function of collector current; typical values.



**TR1 (NPN);**  $V_{CE} = 5 \text{ V}.$ 

- (1)  $T_{amb} = -55 \, ^{\circ}C$ .
- (2) T<sub>amb</sub> = 25 °C.
- (3)  $T_{amb} = 150 \, ^{\circ}C$ .


Fig.3 Base-emitter voltage as a function of collector current; typical values.



TR1 (NPN);  $I_{\text{C}}/I_{\text{B}} = 20$ .

- (1)  $T_{amb} = 150 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -55 \, ^{\circ}C$ .

Fig.4 Collector-emitter saturation voltage as a function of collector current; typical values.




**TR1 (NPN)**;  $I_C/I_B = 20$ .

- (1)  $T_{amb} = -55 \,^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = 150 \, ^{\circ}C$ .

Fig.5 Base-emitter saturation voltage as a function of collector current; typical values.

# 40 V low V<sub>CEsat</sub> NPN/PNP transistor

# PBSS4240DPN



TR1 (NPN);  $T_{amb} = 25 \, ^{\circ}C$ .

(1)  $I_B = 30 \text{ mA}.$ 

(5)  $I_B = 18 \text{ mA}.$ (6)  $I_B = 15 \text{ mA}.$ 

(9)  $I_B = 6 \text{ mA}.$ (10)  $I_B = 3 \text{ mA}$ .


(2)  $I_B = 27 \text{ mA}.$ 

(7)  $I_B = 12 \text{ mA}.$ 

(3)  $I_B = 24 \text{ mA}.$ (4)  $I_B = 21 \text{ mA}.$ 

(8)  $I_B = 9 \text{ mA}.$ 

Fig.6 Collector current as a function of collector-emitter voltage; typical values.



**TR1 (NPN);**  $I_C/I_B = 20$ .

(1)  $T_{amb} = 150 \, ^{\circ}C$ .

(2)  $T_{amb} = 25 \, ^{\circ}C$ .


(3)  $T_{amb} = -55 \, ^{\circ}C$ .

Fig.7 Collector-emitter equivalent on-resistance as a function of collector current; typical values.

2003 Feb 20 6

# 40 V low V<sub>CEsat</sub> NPN/PNP transistor


# PBSS4240DPN



**TR2 (PNP);**  $V_{CE} = -5 \text{ V}.$ 

- (1)  $T_{amb} = 150 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -55 \, ^{\circ}C$ .


Fig.8 DC current gain as a function of collector current; typical values.



**TR2 (PNP);**  $V_{CE} = -5 \text{ V}.$ 

- (1)  $T_{amb} = -55 \, ^{\circ}C$ .
- (2) T<sub>amb</sub> = 25 °C.
- (3)  $T_{amb} = 150 \, ^{\circ}C$ .


Fig.9 Base-emitter voltage as a function of collector current; typical values.



**TR2 (PNP);**  $I_C/I_B = 20.$ 

- (1)  $T_{amb} = 150 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -55 \, ^{\circ}C$ .

Fig.10 Collector-emitter saturation voltage as a function of collector current; typical values.




**TR2 (PNP)**;  $I_C/I_B = 20$ .

- (1)  $T_{amb} = -55 \,^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3) T<sub>amb</sub> = 150 °C.

Fig.11 Base-emitter saturation voltage as a function of collector current; typical values.

# 40 V low V<sub>CEsat</sub> NPN/PNP transistor

# PBSS4240DPN



TR2 (PNP);  $T_{amb} = 25 \, ^{\circ}C$ .

(1)  $I_B = -7 \text{ mA}$ .

(5)  $I_B = -4.2 \text{ mA}.$ (6)  $I_B = -3.5 \text{ mA}.$  (9)  $I_B = -1.4 \text{ mA}.$ (10)  $I_B = -0.7 \text{ mA}.$ 


(2)  $I_B = -6.3 \text{ mA}.$ (3)  $I_B = -5.6 \text{ mA}.$ 

(7)  $I_B = -2.8 \text{ mA}.$ 

(4)  $I_B = -4.9 \text{ mA}.$ 

(8)  $I_B = -2.1 \text{ mA}.$ 

Fig.12 Collector current as a function of collector-emitter voltage; typical values.



TR2 (PNP);  $T_{amb} = 25 \, ^{\circ}C$ .

(1)  $I_B = -50 \text{ mA}.$ 

(5)  $I_B = -30 \text{ mA}.$ (6)  $I_B = -25 \text{ mA}.$  (9)  $I_B = -10 \text{ mA}.$ (10)  $I_B = -5 \text{ mA}.$ 

(2)  $I_B = -45 \text{ mA}.$ (3)  $I_B = -40 \text{ mA}.$ (4)  $I_B = -35 \text{ mA}.$ 

8

(7)  $I_B = -20 \text{ mA}.$ 


(8)  $I_B = -15 \text{ mA}.$ 

Fig.13 Collector current as a function of collector-emitter voltage; typical values.

2003 Feb 20

# 40 V low $V_{CEsat}$ NPN/PNP transistor

# PBSS4240DPN



**TR2 (PNP);**  $I_{\text{C}}/I_{\text{B}} = 20$ .

- (1)  $T_{amb} = 150 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -55 \, ^{\circ}C$ .

Fig.14 Collector-emitter equivalent on-resistance as a function of collector current; typical values.


# 40 V low V<sub>CEsat</sub> NPN/PNP transistor

# PBSS4240DPN

## **PACKAGE OUTLINE**

Plastic surface mounted package; 6 leads

**SOT457** 



OUTLINE	REFERENCES		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT457			SC-74			<del>97-02-28</del> 01-05-04

# 40 V low V<sub>CEsat</sub> NPN/PNP transistor

# PBSS4240DPN

### **DATA SHEET STATUS**

DOCUMENT STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)</sup>	DEFINITION
Objective data sheet	Development	This document contains data from the objective specification for product development.
Preliminary data sheet	Qualification	This document contains data from the preliminary specification.
Product data sheet	Production	This document contains the product specification.

### **Notes**

- 1. Please consult the most recently issued document before initiating or completing a design.
- 2. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### **DISCLAIMERS**

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to

the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

# **NXP Semiconductors**

## **Customer notification**

This data sheet was changed to reflect the new company name NXP Semiconductors. No changes were made to the content, except for the legal definitions and disclaimers.

## **Contact information**

For additional information please visit: http://www.nxp.com

For sales offices addresses send e-mail to: salesaddresses@nxp.com

© NXP B.V. 2009

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands 613514/01/pp12 Date of release: 2003 Feb 20 Document order number: 9397 750 10783

