

FEATURES

- 80C52 Compatible

- Large On-Chip Memory

- ROMSIZE Feature

- High-Speed Architecture


- Power Management Mode

- EMI Reduction Mode Disables ALE
- Two Full-Duplex Hardware Serial Ports
- High Integration Controller Includes

- 13 Interrupt Sources with Six External
- Available in 40-pin PDIP, 44-Pin PLCC, 44-Pin TQFP, and 40-Pin Windowed CERDIP
- Factory Mask DS83C520 or EPROM (OTP) DS87C520

The *High-Speed Microcontroller User's Guide* must be used in conjunction with this data sheet. Download it at: www.maxim-ic.com/microcontrollers.


PIN CONFIGURATIONS



Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.

DESCRIPTION

Figure 1. Block Diagram



PIN DESCRIPTION

PIN			NAME	FUNCTION
DIP	PLCC	TQFP		
				Positive Supply Voltage.
				Digital Circuit Ground
				Reset Input.
				Crystal Oscillator Pins.
			$\overline{\text{PSEN}}$	Program Store-Enable Output. $\overline{\text{PSEN}}$

PIN DESCRIPTION (continued)

PIN			NAME	FUNCTION
DIP	PLCC	TQFP		
				Address Latch Enable Output
				Port 0 (AD0–7), I/O

PIN DESCRIPTION (continued)

PIN			NAME	FUNCTION
DIP	PLCC	TQFP		
				Port 2 (A8–15), I/O
				Port 3, I/O. \overline{RD} \overline{WR}

COMPATIBILITY

PERFORMANCE OVERVIEW

INSTRUCTION SET SUMMARY

High-Speed Microcontroller User's Guide

High-Speed Microcontroller User's Guide

SPECIAL FUNCTION REGISTERS

High-Speed Microcontroller User's Guide

Table 1. Special Function Register Locations

REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	ADDRESS
DPL1									
DPH1									
DPS	0	0	0	0	0	0	0	SEL	
		SMOD0							
		\bar{T}				\bar{T}			
CKCON	WD1	WD0	T2M	T1M	T0M	MD2	MD1	MD0	
EXIF	IE5	IE4	IE3	IE	XT/\overline{RG}	RGMD	RGSL	BGS	
SCON1	SM0/FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	R1_1	
SBUF1	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0	
ROMSIZE						RMS2	RMS1	RMS0	
PMR	CD1	CD0	SWB	—	XTOFF	ALEOFF	DME1	DME0	
STATUS	PIP	HIP	LIP	XTUP	SPTA1	SPTA1	SPTA0	SPRA0	
TA							$\overline{T2}$	$\overline{RL2}$	
WDCON	SMOD_1	POR	EPFI	PFI	WDIF	WTRF	EWT	RWT	
EIE				EWDI	EX5	EX4	EX3	EX2	
EIP				PWDI	PX5	PX4	PX3	PX2	

Note: New functions are in bold.

MEMORY RESOURCES

OPERATIONAL CONSIDERATION

PROGRAM MEMORY ACCESS


RMS2	RMS1	RMS0	MAXIMUM ON-CHIP ROM ADDRESS

$\overline{\text{PSEN}}$

$\overline{\text{EA}}$

$\overline{\text{EA}}$

Figure 2. ROM Memory Map



DATA MEMORY ACCESS

*Specifications**Electrical***Table 3. Data Memory Cycle Stretch Values**

CKCON.2-0			MEMORY CYCLES	\overline{RD} OR \overline{WR} STROBE WIDTH IN CLOCKS	STROBE WIDTH TIME at 33MHz (ns)
M2	M1	M0			

DUAL DATA POINTER

POWER MANAGEMENT

POWER MANAGEMENT MODE (PMM)

Table 4. Machine Cycle Rate

CRYSTAL SPEED (MHz)	FULL OPERATION (4 CLOCKS) (MHz)	PMM1 (64 CLOCKS) (kHz)	PMM2 (1024 CLOCKS) (kHz)

Table 5. Typical Operating Current in PMM

CRYSTAL SPEED (MHz)	FULL OPERATION (4 CLOCKS) (mA)	PMM1 (64 CLOCKS) (mA)	PMM2 (1024 CLOCKS) (mA)

CRYSTAL-LESS PMM

PMM OPERATION

Clock Divider

CD1	CD0	CYCLE RATE

Switchback

—

—

Status


Crystal/Ring Operation



Table 6. PMM Control and Status Bit Summary

BIT	LOCATION	FUNCTION	RESET	WRITE ACCESS
\overline{RG}		\overline{RG} \overline{RG}		
				\overline{RG}

Figure 3. Invoking and Clearing PMM



IDLE MODE


STOP MODE ENHANCEMENTS

μ

μ

μ

Figure 4. Ring Oscillator Exit from Stop Mode



EMI REDUCTION

PERIPHERAL OVERVIEW

High-Speed Microcontroller User's Guide

SERIAL PORTS

TIMER RATE CONTROL

POWER-FAIL RESET

POWER-FAIL INTERRUPT

WATCHDOG TIMER

Table 7. Watchdog Timeout Values

WD1	WD2	INTERRUPT TIMEOUT	TIME (33 MHz)	RESET TIMEOUT	TIME (33 MHz)

INTERRUPTS

Table 8. Interrupt Sources and Priorities

NAME	FUNCTION	VECTOR	NATURAL PRIORITY	8051/DALLAS

TIMED-ACCESS PROTECTION

EPROM PROGRAMMING

PROGRAMMING PROCEDURE

Electrical Specifications

—

Table 9. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/VPP	P2.6	P2.7	P3.3	P3.6	P3.7

Table 10. DS87C520 EPROM Lock Bits

LEVEL	LOCK BITS			PROTECTION
	LB1	LB2	LB3	
				EA

SECURITY OPTIONS

Lock Bits

Memory


Encryption Array

OTHER EPROM OPTIONS

SIGNATURE

ADDRESS	VALUE	MEANING

Figure 5. EPROM Programming Configuration



ROM-SPECIFIC FEATURES

SECURITY OPTIONS

Lock Bits

Encryption Array

DS83C520 ROM VERIFICATION

DS83C520 SIGNATURE

ADDRESS	VALUE	MEANING

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground.....-0.3V to (V_{CC} + 0.5V)
 Voltage Range on V_{CC} Relative to Ground.....-0.3V to +6.0V
 Operating Temperature Range.....-40°C to +85°C
 Storage Temperature.....-55°C to +125°C
 Soldering Temperature.....See IPC/JEDEC J-STD-020 Specification

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

DC ELECTRICAL CHARACTERISTICS


(V_{CC} = 4.5V, T_A = -40°C to +85°C.) (Note 1)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
					μ	
					μ	
					μ	
					μ	
$\overline{\text{PSEN}}$						
$\overline{\text{PSEN}}$	μ					
$\overline{\text{PSEN}}$						
					μ	

DC ELECTRICAL CHARACTERISTICS (continued)(V_{CC} = 4.5V, T_A = -40°C to +85°C.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
					μ	
\overline{EA}					μ	
					μ	
					Ω	

- Note 1:** All parameters apply to both commercial and industrial temperature operation, unless otherwise noted.
- Note 2:** All voltages are referenced to ground.
- Note 3:** Active current measured with 33MHz clock source on XTAL1, V_{CC} = RST = 5.5V, other pins disconnected.
- Note 4:** Idle mode current measured with 33MHz clock source on XTAL1, V_{CC} = 5.5V, RST at ground, other pins disconnected.
- Note 5:** Stop mode current measured with XTAL1 and RST grounded, V_{CC} = 5.5V, all other pins disconnected.
- Note 6:** When addressing external memory. This specification only applies to the first clock cycle following the transition.
- Note 7:** RST = V_{CC}. This condition mimics operation of pins in I/O mode. Port 0 is tri-stated in reset and when at a logic high state during I/O mode.
- Note 8:** During a 0-to-1 transition, a one-shot drives the ports hard for two clock cycles. This measurement reflects port in transition mode.
- Note 9:** Ports 1, 2, and 3 source transition current when being pulled down externally. It reaches its maximum at approximately 2V.
- Note 10:** 0.45 < V_{IN} < V_{CC}. Not a high-impedance input. This port is a weak address holding latch in Bus Mode. Peak current occurs near the input transition point of the latch, approximately 2V.
- Note 11:** 0.45 < V_{IN} < V_{CC}. RST = V_{CC}. This condition mimics operation of pins in I/O mode.
- Note 12:** This is the current required from an external circuit to hold a logic low level on an I/O pin while the corresponding port latch bit is set to 1. This is only the current required to hold the low level; transitions from 1 to 0 on an I/O pin will also have to overcome the transition current.

TYPICAL I_{CC} vs. FREQUENCY

MOVX CHARACTERISTICS (continued)

M2	M1	M0	MOVX CYCLES	t _{MCS}


EXTERNAL CLOCK CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS


SERIAL PORT MODE 0 TIMING CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS


EXTERNAL PROGRAM MEMORY READ CYCLE




EXTERNAL DATA MEMORY READ CYCLE




EXTERNAL DATA MEMORY WRITE CYCLE




DATA MEMORY WRITE WITH STRETCH = 1




DATA MEMORY WRITE WITH STRETCH = 2




EXTERNAL CLOCK DRIVE




SERIAL PORT 0 MODE 0 TIMING



POWER-CYCLE TIMING



EPROM PROGRAMMING AND VERIFICATION WAVEFORMS



PACKAGE INFORMATION

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.)

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	NEW DRAWING		


40 PIN		
	MIN	MAX
A	—	0.200
A1	0.015	—
A2	0.140	0.160
b	0.014	0.022
c	0.008	0.012
D	1.980	2.085
E	0.600	0.625
E1	0.530	0.555
e	0.090	0.110
L	0.115	0.145
eB	0.600	0.700

ALL DIMENSIONS ARE IN INCHES

SIGNATURE	DATE	
DOC. CONTROL:		
ENGR. MGR:		
MFG. ENGR:		
CHECKED BY:		
DRAWN BY: R. RADKE	1/95	TITLE MARKETING OUTLINE, 40 LEAD PLASTIC DUAL-IN-LINE PACKAGE (0.600")
		SIZE: A FSCM NO: PART NO. 56-G5000-000 REV A
DO NOT SCALE DWG.		SCALE N/A SHEET 1 OF 1

PACKAGE INFORMATION (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.)



REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	NEW DRAWING		

LTR	MIN	MAX
A	—	.225
B	.014	.023
B1	.038	.065
C	.006	.015
D	—	2.096
E	.510	.620
E1	.590	.630
e	.100 BSC	
L	.125	.200
L1	.150	—
Q	.020	.060
S	—	.098
S1	.005	—
a	0°	15°

ALL DIMENSIONS SHOWN ARE IN INCHES.

SIGNATURE		DATE			
DOC. CONTROL:					
ENGR. MGR:					
MFG. ENGR:					
CHECKED BY:					
DRAWN BY: M.W.C.		5/94	TITLE	MARKETING OUTLINE, 40-PIN CERAMIC DUAL-IN-LINE PACKAGE WITH GLASS LENS	
			SIZE	FSCM NO	PART NO.
			A		56-G4008-001
					REV
					A
DO NOT SCALE DWG.			SCALE	N/A	
				SHEET	1 OF 1

PACKAGE INFORMATION (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.)

NOTE:
 1. PIN-1 IDENTIFIER TO BE LOCATED IN ZONE INDICATED.
 2. CONTROLLING DIMENSIONS ARE IN INCHS


REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	NEW DRAWING	4/24	J. W.
B	PER ECN # 9778		

LTR	MIN	MAX
A	.165	.180
A1	.090	.120
A2	.020	-
B	.026	.033
B1	.013	.021
c	.009	.012
CH1	.042	.048
D	.685	.695
D1	.650	.656
D2	.590	.630
E	.685	.695
E1	.650	.656
E2	.590	.630
e1	.050	BSC
N	44	-

SIGNATURE	DATE
JENNIE WILKINS: 4/24/92	

DALLAS SEMICONDUCTOR

ENGR. MGR:	J. JUNDT	4/22/92	TITLE	MARKETING OUTLINE, 44 PIN PLCC, SQ.
MFG. ENGR:	B.W.M.	4/92	SIZE	A
CHECKED BY:	B.W.M.	4/92	PSCM NO	
DRAWN BY:	M.W.C.	4/92	PART NO.	56-G4003-001
DO NOT SCALE DWG.			SCALE	N/A
			SHEET	1 OF 1



PACKAGE INFORMATION (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.)

SEE NOTE 2.

SEE DETAIL 'A'

0° MIN.

0-7°

0.25

1.00 REF

GAUGE PLANE

DETAIL A

REVISIONS		
LTR	DESCRIPTION	DATE APPROVED
A	NEW DRAWING	2/13/95 K. D.
B	PER ECN # 10819	

NOTES:


- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION; ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ALLOWABLE DAMBAR PROTRUSION IS 0.08 MM TOTAL IN EXCESS OF THE B DIMENSION; AT MAXIMUM MATERIAL CONDITION. PROTRUSION NOT TO BE LOCATED ON LOWER RADIUS OR FOOT OF LEAD.
- CONTROLLING DIMENSIONS: MILLIMETERS.

DIM	MIN	MAX
A	-	1.20
A1	0.05	0.15
A2	0.95	1.05
D	11.80	12.20
D1	10.00	BSC
E	11.80	12.20
E1	10.00	BSC
L	0.45	0.75
e	0.80	BSC
B	0.30	0.45
C	0.09	0.20

DIMENSIONS ARE IN MILLIMETERS

SIGNATURE		DATE	
K. DEELEY		2/13/95	
DOC. CONTROL:	B.MCCARTY	2/95	TITLE MARKETING OUTLINE, 44 LD. TQFP 10 X 10 X 1.00 MM BODY
ENGR. MGR:	C.SELLS	2/8/95	
MFG. ENGR:	C.SELLS	2/8/95	SIZE FROM NO PART NO. REV A 56-G4012-001 B
CHECKED BY:	C.SELLS	10/94	
DRAWN BY:	M.W.C.	10/94	
DO NOT SCALE DWG.		SCALE N/A	SHEET 1 OF 1

SUGGESTED PAD LAYOUT
44 PIN TQFP, 10*10*1.0



DATA SHEET REVISION SUMMARY

REVISION	DESCRIPTION
	Ω Ω

○ ○

○ ○