ACPL-P302/W302

0.4 Amp Output Current IGBT Gate Driver Optocouplers



Data Sheet




Description

The ACPL-P302/W302 consists of a GaAsP LED optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by this optocoupler makes it ideally suited for directly driving small or medium power IGBTs.

Applications

- Isolated IGBT/Power MOSFET gate drive
- AC and brushless DC motor drives
- Industrial inverters
- Inverter for home appliances
- Induction cooker
- Switching Power Supplies (SPS)

Functional Diagram



Truth Table						
LED	VO					
OFF	LOW					
ON	HIGH					

Note: A 0.1 μF bypass capacitor must be connected between pins V_{CC} and V_{EE} .

Features

- High speed response.
- Ultra high CMR.
- Bootstrappable supply current.
- Available in Stretched SO-6 package
- Package Clearance/Creepage at 8mm (ACPL-W302)
- Safety Approval:
 UL Recognized with 3750 V_{rms} for 1 minute per
 UL1577.
 CSA Approved.
 ISC (EN INTERNACIAL E. 2 Approved with

IEC/EN/DIN EN 60747-5-2 Approved with $V_{IORM} = 630V_{peak}$ for option 060.

Specifications

- 0.4 A maximum peak output current.
- 0.2 A minimum peak output current.
- 0.7 µs maximum propagation delay over temperature range.
- I_{CC(max)} = 3 mA maximum supply current.
- 10 kV/µs minimum common mode rejection (CMR) at V_{CM} = 1000 V.
- Wide V_{CC} operating range: 10 V to 30 V over temperature range.
- Wide operating temperature range: -40°C to 100°C.



Ordering Information

ACPL-P302 and ACPL-W302 are UL Recognized with 3750 Vrms for 1 minute per UL1577.

	Option		Surface	Tape	IEC/EN/DIN EN	
Part number	RoHS Compliant	Package	Mount	& Reel	60747-5-2	Quantity
	-000E		Х			100 per tube
ACPL-P314	-500E	-	Х	Х		1000 per reel
ACPL-W314	-060E	Stretched SO-6 —	Х		χ	100 per tube
	-560E	_	Х	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-P302-560E to order product of Stretched SO-6 Surface Mount package in Tape and Reel packaging with IEC/EN/ DIN EN 60747-5-2 Safety Approval in RoHS compliant.


Example 2:

ACPL-P302-000E to order product of Stretched SO-6 Surface Mount package in tube packaging and RoHS compliant.


Option datasheets are available. Contact your Avago sales representative or authorized distributor for information. Remarks: The notation '#XXX' is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use '-XXXE'.

Package Outline Drawings


ACPL-P302 Stretched SO-6 Package, 7mm clearance



ACPL-W302 Stretched SO-6 Package




Recommended Solder Reflow Temperature Profile



Note: Non-halide ux should be used

Recommended Pb-Free IR Profile



Note: Non-halide ux should be used

Regulatory Information

The ACPL-P302/W302 is pending approval by the following organizations:

IEC/EN/DIN EN 60747-5-2 (Option 060 only)

Approval under: IEC 60747-5-2 :1997 + A1:2002 EN 60747-5-2:2001 + A1:2002 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01

UL

Approval under UL 1577, component recognition program up to $V_{ISO} = 3750 V_{RMS}$. File E55361.

CSA

Approval under CSA Component Acceptance Notice #5, File CA 88324.

Table 1. IEC/EN/DIN EN 60747-5-2 Insulation Characteristics* (ACPL-P302/W302 Option 060)

Description	Symbol	Characteristic	Unit
Installation classi cation per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 150V _{rms}		I - IV	
for rated mains voltage ≤ 300V _{rms}		I - III	
for rated mains voltage ≤ 600V _{rms}		I - II	
Climatic Classi cation		55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V _{IORM}	630	V _{peak}
Input to Output Test Voltage, Method b*	V _{PR}	1181	V _{peak}
V_{IORM} x 1.875= V_{PR} , 100% Production Test with t_m =1 sec, Partial discharge < 5 pC			
Input to Output Test Voltage, Method a*	V _{PR}	945	V _{peak}
V _{IORM} x 1.5=V _{PR} , Type and Sample Test, t _m =60 sec, Partial discharge < 5 pC			podit
Highest Allowable Overvoltage (Transient Overvoltage t _{ini} = 10 sec)	V _{IOTM}	6000	V _{peak}
Safety-limiting values - maximum values allowed in the event of a failure.			
Case Temperature	T_S	175	°C
Input Current**	Is, input	230	mA
Output Power**	Ps, output	600	mW
Insulation Resistance at T _S , V _{IO} = 500 V	Rs	>109	

^{*} Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-2) for a detailed description of Method a and Method b partial discharge test pro les.

^{**} Refer to the following $\,$ gure for dependence of P_S and I_S on ambient temperature.




Table 2. Insulation and Safety Related Specifications

Parameter	Symbol	ACPL-P302	ACPL-W302	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.0	8.0	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	8.0	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Minimum Internal Tracking (Internal Creepage)		NA	NA	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	СТІ	>175	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Table 3. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	Ts	-55	125	°C	
Operating Temperature	T _A	-40	100	°C	
Average Input Current	I _{F(AVG)}		25	mA	1
Peak Transient Input Current(<1 µs pulse width, 300pps)	I _{F(TRAN)}		1.0	Α	
Reverse Input Voltage	V _R		5	V	
"High" Peak Output Current	I _{OH(PEAK)}		0.4	А	2
"Low" Peak Output Current	I _{OL(PEAK)}		0.4	А	2
Supply Voltage	V _{CC} - V _{EE}	-0.5	35	V	
Output Voltage	V _{O(PEAK)}	-0.5	V _{CC}	V	
Output Power Dissipation	P _O		250	mW	3
Input Power Dissipation	Pl		45	mW	4
Lead Solder Temperature	260°C for 10) sec., 1.6 mm	below seating	olane	
Solder Re ow Temperature Pro le	See Packag	e Outline Dra	wings section		

Table 4.Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply	V _{CC} - V _{EE}	10	30	V	
Input Current (ON)	I _{F(ON)}	7	12	mA	
Input Voltage (OFF)	$V_{F(OFF)}$	- 3.6	0.8	V	
Operating Temperature	T_{A}	- 40	100	°C	

Table 5. Electrical Specifications (DC)

Over recommended operating conditions unless otherwise speci ed.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
High Level Output Current	I _{OH}	0.15			Α	V _O = V _{CC} - 4		5
		0.2	0.3		Α	V _O = V _{CC} - 10	2	2
Low Level Output Current	l _{OL}	0.15			Α	$V_{O} = V_{EE} + 2.5$		5
		0.2	0.3		Α	$V_O = V_{EE} + 10$	4	2
High Level Output Voltage	V_{OH}	V _{CC} -4	V _{CC} -1.8		V	$I_0 = -100 \text{ mA}$	1	6, 7
Low Level Output Voltage	V _{OL}		0.4	1	V	I _O = 100 mA	3	
High Level Supply Current	I _{CCH}		0.7	3	mA	$I_O = 0 \text{ mA}$	5, 6	14
Low Level Supply Current	I _{CCL}		1.2	3	mA	$I_0 = 0 \text{ mA}$	5, 6	14
Threshold Input Current Low to High	I _{FLH}			6	mA	$I_0 = 0 \text{ mA}, V_0 > 5 \text{ V}$	7, 13	
Threshold Input Voltage High to Low	V _{FHL}	0.8			V	$I_0 = 0 \text{ mA}, V_0 > 5 \text{ V}$		
Input Forward Voltage	V _F	1.2	1.5	1.8	V	I _F = 10 mA	14	
Temperature Coe cient ofInput Forward Voltage	DV _F /DT _A		-1.6		mV/°C	I _F = 10 mA		
Input Reverse Breakdown Voltage	BV_R	5			V	$I_R = 10 \mu\text{A}$		
Input Capacitance	C _{IN}		60		рF	f = 1 MHz, V _F = 0 V		

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t _{PLH}	0.1	0.2	0.7	μs	$R_g = 75W$, $C_g = 1.5$ nF, f = 10 kHz, Duty Cycle = 50%,	8, 9, 10, 11, 12, 15	13
Propagation Delay Time to Low Output Level	t _{PHL}	0.1	0.3	0.7	μs	$I_F = 7 \text{ mA}, V_{CC} = 30 \text{ V}$		13
Propagation Delay Dierence Between Any Two Parts or Channels	PDD	-0.5		0.5	μs	_		10
Rise Time	t _R		50		ns	_		
Fall Time	t _F		50		ns	_		
Output High Level Common Mode Transient Immunity	CM _H	10			kV/µs	T _A = 25°C, V _{CM} = 1000 V	16	11
Output Low Level CommonMode Transient Immunity	CM _L	10			kV/µs	_	16	12

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage	V_{ISO}	3750			V_{rms}	$T_A = 25$ °C, RH < 50% for 1 min.		8, 9
Input-Output Resistance	R _{I-O}		10 ¹²			V _{I-O} = 500 V		9
Input-Output Capacitance	C _{I-O}		0.6		pF	Freq=1 MHz		

Notes:

- 1. Derate linearly above 70°C free air temperature at a rate of 0.3 mA/°C.
- 2. Maximum pulse width = 10μ




Figure 1. V_{OH} vs. Temperature.




Figure 3. V_{OL} vs. Temperature.




Figure 5. I_{CC} vs. Temperature.




Figure 2. V_{OH} vs. I_{OH} .




Figure 4. V_{OL} vs. I_{OL}.




Figure 6. I_{CC} vs. V_{CC}.




Figure 7. I_{FLH} vs. Temperature.




Figure 9. Propagation Delay vs. I_F.




Figure 11. Propagation Delay vs. R_g .




Figure 8. Propagation delay vs. V_{CC}.




Figure 10. Propagation Delay vs. Temperature.




Figure 12. Propagation Delay vs. C_g .




Figure 13. Transfer characteristics.




Figure 15. Propagation Delay Test Circuit and Waveforms.




Figure 14. Input Current vs. Forward Voltage.




Figure 16. CMR Test Circuit and Waveforms.

Applications Information

Eliminating Negative IGBT Gate Drive

To keep the IGBT rmly o, the ACPL-P302/W302 has a very low maximum V_{OL} speci cation of 1.0 V. Minimizing R_a and the lead inductance from the ACPL-P302/W302 to the IGBT gate and emitter (possibly by mounting the ACPL-P302/W302 on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 17. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the ACPL-P302/W302 input as this can result in unwanted coupling of transient signals into the input of ACPL-P302/W302 and degrade performance. (If the IGBT drain must be routed near the ACPL-P302/W302 input, then the LED should be reverse biased when in the o state, to prevent the transient signals coupled from the IGBT drain from turning on the ACPL-P302/W302.

Selecting the Gate Resistor (Rg)

Step 1: Calculate R_g minimum from the I_{OL} peak specication. The IGBT and R_g in Figure 17 can be analyzed as a simple RC circuit with a voltage supplied by the ACPL-P302/W302.

$$R_{g} \ge \frac{V_{c} - V_{0}}{I_{OLPEAK}}$$

$$= \frac{2 - 1}{0.4}$$

$$= 57.5 \dot{U}$$

The V_{OL} value of 1 V in the previous equation is the V_{OL} at the peak current of 0.4A. (See Figure 4).

Step 2: Check the ACPL-P302/W302 power dissipation and increase R_g if necessary. The ACPL-P302/W302 total power dissipation (P_T) is equal to the sum of the emitter power (P_E) and the output power (P_O).




Figure 18. Energy Dissipated in the ACPL-P302/W302 and for Each IGBT Switching Cycle.

$$\begin{split} P_{_{E}} &= P_{_{E}} + P_{_{O}} \\ P_{_{E}} &= I_{_{F}} \bullet V_{_{F}} \bullet DutyCycle \\ P_{_{O}} &= P_{_{O(BIAS)}} + P_{_{O(SWITCHIN)S}} = I_{_{C}} \bullet V_{_{C}} + E_{_{SV}} \left(R_{_{g}}; Q_{_{g}}\right) \bullet f \\ &= \left(C_{CBIAS} + K_{ICC} \bullet Q_{_{g}} \bullet f \right) \bullet V_{_{C}} + E_{_{SV}} \left(R_{_{g}}; Q_{_{g}}\right) \bullet f \end{split}$$

where $K_{ICC} \cdot Q_g \cdot f$ is the increase in I_{CC} due to switching and K_{ICC} is a constant of 0.001 mA/(nC*kHz). For the circuit in Figure 17 with I_F (worst case) = 10 mA, R_g = 57.5 W, Max Duty Cycle = 80%, Q_g = 100 nC, f = 20 kHz and T_{AMAX} = 85°C:

$$P_{E} = 10\text{mA} \cdot 1.8\text{V} \cdot 0.8 = 14\text{mW}$$

 $P_{O} = (3\text{mA} + (0.001\text{mA}/6) \cdot \text{kHz}) \cdot 20\text{kHz} \cdot 100\text{nC}) \cdot 24\text{V} + 0.3\text{i} \cdot 20\text{kHz} = 126\text{mW} \le 250\text{mW} (P_{OMMX}) \cdot @85^{\circ}\text{C})$

The value of 3 mA for I_{CC} in the previous equation is the max. I_{CC} over entire operating temperature range.

Since P_O for this case is less than $P_{O(MAX)}$, $R_g = 57.5$ W is alright for the power dissipation.




Figure 17. Recommended LED Drive and Application Circuit for ACPL-P302/W302



Without a detector pler CMR failure is of the optocouple IC as shown in Fig CMR performance transparent Farad coupled current a ever, this shield di between the LEI Figure 20. This q in the LED curre becomes the m optocoupler. Th LED drive circu state (on or o ample, the req can achieve 1 complexity.

Techniques to cussed in the





Figure 19. Op plers.

nshielded Optocou-



quivalent Circuit for Figure 15 D

ne open collector drive circulnot keep the LED of during a + the current owing through C_{LED} LED, and it is not recommended ultra high CMR_L performance. The which like the recommended ap 17), does achieve ultra high CMR performance.

the LED in the o state.

keep the ansients.

ıre 21, the

gh the

tate \

Figur to Output Capacitance Model for Shielded Optocouplers.

Figure 22. Not Recommended Open Collector Drive C

ne LED On (CMR_H)

MR LED drive circuit must keep the LED on during on mode transients. This is achieved by overdriving LED current beyond the input threshold so that it is not alled below the threshold during a transient. A minimum LED current of 7 mA provides adequate margin over the maximum IFL of 5 mA to achieve 10 kV/µs CMR.





Figure 23. Recommended LED Drive Circuit for Ultra gation Delay Specifications.

Dead Time and Propagation Delay Specifications


The ACPL-P302/W302 includes a Propagation Delay Difference (PDD) speci cation intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time high and low side power transistors are o. Any overlap in QI and Q2 conduction will result in large currents owing through the power devices from the high voltage to the low-voltage motor rails. To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn of LED1) so that under worst-case conditions, transistor Q1 has just turned owhen transistor Q2 turns on, as shown in Figure 24. The amount of delay necessary to achieve this condition is equal to the maximum value of the propagation delay difference specication, PDD max, which is specified to be 500 ns over the operating temperature range of -40° to 100°C.



*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 24. Minimum LED Skew for Zero Dead Time.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specification as shown in Figure 25. The maximum dead time for the ACPL-P302/W302 is 1 μs (= 0.5 μs - (-0.5 μs)) over the operating temperature range of –40°C to 100°C.



*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION
DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 25. Waveforms for Dead Time.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.

For product information and a complete list of distributors, please go to our web site:

www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited in the United States and other countries. Data subject to change. Copyright © 2007 Avago Technologies Limited. All rights reserved. Obsoletes AV02-0091EN AV02-0157EN- April 19, 2007

