

Data Sheet March 30, 2005 FN4319.6

# 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference

The HI5767 is a monolithic, 10-bit, analog-to-digital converter fabricated in a CMOS process. It is designed for high speed applications where wide bandwidth and low power consumption are essential. Its high sample clock rate is made possible by a fully differential pipelined architecture with both an internal sample and hold and internal band-gap voltage reference.


The 250MHz Full Power Input Bandwidth and superior high frequency performance of the HI5767 converter make it an excellent choice for implementing Digital IF architectures in communications applications.

The HI5767 has excellent dynamic performance while consuming only 310mW power at 40MSPS. Data output latches are provided which present valid data to the output bus with a latency of 7 clock cycles.

The HI5767 is offered in 20MSPS, 40MSPS and 60MSPS sampling rates.

# **Pinout**

#### HI5767 (SOIC, SSOP) TOP VIEW



#### **Features**

• Sampling Rate
• 8.8 Bits at f <sub>IN</sub> = 10MHz, f <sub>S</sub> = 40MSPS
Low Power at 40MSPS
Wide Full Power Input Bandwidth 250MHz
On-Chip Sample and Hold
Internal 2.5V Band-Gap Voltage Reference
Fully Differential or Single-Ended Analog Input
• Single Supply Voltage
TTL/CMOS Compatible Digital Inputs
CMOS Compatible Digital Outputs 3.0V/5.0V
Offset Binary or Two's Complement Output Format
Pb-Free Available (RoHS Compliant)

# **Applications**

- Digital Communication Systems
- QAM Demodulators
- Professional Video Digitizing
- Medical Imaging
- High Speed Data Acquisition


# **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG.#	SAMPLING RATE (MSPS)
HI5767/2CB	0 to 70	28 Ld SOIC	M28.3	20
HI5767/2CBZ (See Note)	0 to 70	28 Ld SOIC (Pb-free)	M28.3	20
HI5767/4CB*	0 to 70	28 Ld SOIC	M28.3	40
HI5767/4CBZ* (See Note)	0 to 70	28 Ld SOIC (Pb-free)	M28.3	40
HI5767/6CB*	0 to 70	28 Ld SOIC	M28.3	60
HI5767/6CBZ* (See Note)	0 to 70	28 Ld SOIC (Pb-free)	M28.3	60
HI5767/6IB	-40 to 85	10 to 85 28 Ld SOIC		60
HI5767/6IBZ (See Note)	-40 to 85	28 Ld SOIC (Pb-free)	M28.3	60
HI5767/2CA	0 to 70	28 Ld SSOP	M28.15	20
HI5767/2CAZ (See Note)	0 to 70	28 Ld SSOP (Pb-free)	M28.15	20
HI5767/2IA	-40 to 85	28 Ld SSOP	M28.15	20
HI5767/2IAZ (See Note)	-40 to 85	28 Ld SSOP (Pb-free)	M28.15	20
HI5767/4CA	0 to 70	28 Ld SSOP	M28.15	40
HI5767/4CAZ (See Note)	0 to 70	28 Ld SSOP (Pb-free)	M28.15	40
HI5767/6CA	0 to 70	28 Ld SSOP	M28.15	60
HI5767/6CAZ (See Note)	0 to 70	28 Ld SSOP (Pb-free)	M28.15	60
HI5767EVAL1	25	Evaluation Boar	d	60
HI5767EVAL2	25	Evaluation Boar	d	60

<sup>\*</sup> Add "-T" suffix for tape and reel.


NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

# Functional Block Diagram



AVCC AGND DVCC1 DGND1

# **Typical Application Schematic**



# Pin Descriptions

PIN NO.	NAME	DESCRIPTION
1	DV <sub>CC1</sub>	Digital Supply (+5.0V)
2	DGND1	Digital Ground
3	DV <sub>CC1</sub>	Digital Supply (+5.0V)
4	DGND1	Digital Ground
5	AV <sub>CC</sub>	Analog Supply (+5.0V)
6	AGND	Analog Ground
7	V <sub>REFIN</sub>	+2.5V Reference Voltage Input
8	V <sub>REFOUT</sub>	+2.5V Reference Voltage Output
9	V <sub>IN</sub> +	Positive Analog Input
10	V <sub>IN</sub> -	Negative Analog Input
11	V <sub>DC</sub>	DC Bias Voltage Output
12	AGND	Analog Ground
13	AV <sub>CC</sub>	Analog Supply (+5.0V)
14	ŌĒ	Digital Output Enable Control Input

PIN NO.	NAME	DESCRIPTION
15	DFS	Data Format Select Input
16	D9	Data Bit 9 Output (MSB)
17	D8	Data Bit 8 Output
18	D7	Data Bit 7 Output
19	D6	Data Bit 6 Output
20	D5	Data Bit 5 Output
21	DGND2	Digital Ground
22	CLK	Sample Clock Input
23	DV <sub>CC2</sub>	Digital Output Supply (+3.0V or +5.0V)
24	D4	Data Bit 4 Output
25	D3	Data Bit 3 Output
26	D2	Data Bit 2 Output
27	D1	Data Bit 1 Output
28	D0	Data Bit 0 Output (LSB)

# **Absolute Maximum Ratings** T<sub>A</sub> = 25°C

Supply Voltage, AV <sub>CC</sub> or DV <sub>CC</sub> to AGND or DGND	6V
DGND to AGND	0.3V
Digital I/O Pins DGN	ND to DV <sub>CC</sub>
Analog I/O Pins AGN	ND to AVCC

# **Operating Conditions**

Temperature Range	
HI5767/xCx	0°C to 70°C
HI5767/xlx	40°C to 85°C

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
SOIC Package	75
SSOP Package	
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range65	<sup>o</sup> C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

1.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

# **Electrical Specifications**

 $\label{eq:control_control} \text{AV}_{\text{CC}} = \text{DV}_{\text{CC1}} = 5.0\text{V}, \text{DV}_{\text{CC2}} = 3.0\text{V}; \text{V}_{\text{REFIN}} = \text{V}_{\text{REFOUT}}; \text{f}_{\text{S}} = 40\text{MSPS} \text{ at } 50\% \text{ Duty Cycle}; \\ \text{C}_{\text{L}} = 10\text{pF}; \text{T}_{\text{A}} = 25^{\text{o}}\text{C}; \text{ Differential Analog Input; Typical Values are Test Results at } 25^{\text{o}}\text{C}, \\ \text{Unless Otherwise Specified}$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY		I.	-I		<u>I</u>
Resolution		10	-	-	Bits
Integral Linearity Error, INL	f <sub>IN</sub> = 1MHz Sinewave	-	±0.75	±1.75	LSB
Differential Linearity Error, DNL (Guaranteed No Missing Codes)	f <sub>IN</sub> = 1MHz Sinewave	-	±0.35	±1.0	LSB
Offset Error, V <sub>OS</sub>	f <sub>IN</sub> = DC	-40	-	40	LSB
Full Scale Error, FSE	f <sub>IN</sub> = DC	-	4	-	LSB
DYNAMIC CHARACTERISTICS					
Minimum Conversion Rate	No Missing Codes	-	0.5	1	MSPS
Maximum Conversion Rate HI5767/2	No Missing Codes	20	-	-	MSPS
HI5767/4	No Missing Codes	40	-	-	MSPS
HI5767/6	No Missing Codes	60	-	-	MSPS
Effective Number of Bits, ENOB HI5767/2	$f_S = 20MSPS$ , $f_{IN} = 10MHz$	8.7	9	-	Bits
HI5767/4	$f_S = 40MSPS$ , $f_{IN} = 10MHz$	8.55	8.8	-	Bits
HI5767/6	$f_S = 60MSPS$ , $f_{IN} = 10MHz$	8.1	8.4	-	Bits
Signal to Noise and Distortion Ratio, SINAD $= \frac{\text{RMS Signal}}{\text{RMS Noise} + \text{Distortion}}$					
HI5767/2	$f_S = 20MSPS$ , $f_{IN} = 10MHz$	-	55.9	-	dB
HI5767/4	$f_S = 40MSPS$ , $f_{IN} = 10MHz$	-	54.7	-	dB
HI5767/6	$f_S = 60MSPS$ , $f_{IN} = 10MHz$	-	53.8	-	dB
Signal to Noise Ratio, SNR $= \frac{\text{RMS Signal}}{\text{RMS Noise}}$					
HI5767/2	$f_S = 20MSPS$ , $f_{IN} = 10MHz$	-	55.9	-	dB
HI5767/4	$f_S = 40MSPS$ , $f_{IN} = 10MHz$	-	55	-	dB
HI5767/6	$f_S = 60MSPS$ , $f_{IN} = 10MHz$	-	54	-	dB
Total Harmonic Distortion, THD HI5767/2	$f_S = 20MSPS$ , $f_{IN} = 10MHz$	-	-71	-	dBc

# **Electrical Specifications**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
HI5767/4	$f_S = 40MSPS, f_{IN} = 10MHz$	-	-65	-	dBc
HI5767/6	$f_S = 60MSPS$ , $f_{IN} = 10MHz$	-	-64.5	-	dBc
2nd Harmonic Distortion					
HI5767/2	$f_S = 20MSPS$ , $f_{IN} = 10MHz$	-	-76	-	dBc
HI5767/4	$f_S = 40MSPS, f_{IN} = 10MHz$	-	-73	-	dBc
HI5767/6	$f_S = 60MSPS, f_{IN} = 10MHz$	-	-70	-	dBc
3rd Harmonic Distortion					
HI5767/2	$f_S = 20MSPS$ , $f_{IN} = 10MHz$	-	-80	-	dBc
HI5767/4	$f_S = 40MSPS$ , $f_{IN} = 10MHz$	-	-69	-	dBc
HI5767/6	$f_S = 60MSPS, f_{IN} = 10MHz$	-	-67	-	dBc
Spurious Free Dynamic Range, SFDR					
HI5767/2	$f_S = 20MSPS$ , $f_{IN} = 10MHz$	-	76	-	dBc
HI5767/4	$f_S = 40MSPS$ , $f_{IN} = 10MHz$	-	69	-	dBc
HI5767/6	$f_S = 60MSPS$ , $f_{IN} = 10MHz$	-	67	-	dBc
Intermodulation Distortion, IMD	$f_1 = 1MHz, f_2 = 1.02MHz$	-	64	-	dBc
Differential Gain Error	f <sub>S</sub> = 17.72MHz, 6 Step, Mod Ramp	-	0.5	-	%
Differential Phase Error	f <sub>S</sub> = 17.72MHz, 6 Step, Mod Ramp	-	0.2	-	Degree
Transient Response	(Note 2)	-	1	-	Cycle
Over-Voltage Recovery	0.2V Overdrive (Note 2)	-	1	-	Cycle
ANALOG INPUT					
Maximum Peak-to-Peak Differential Analog Input Range (V <sub>IN</sub> + - V <sub>IN</sub> -)		-	±0.5	-	V
Maximum Peak-to-Peak Single-Ended Analog Input Range		-	1.0	-	V
Analog Input Resistance, R <sub>IN</sub>	(Note 3)	-	1	-	ΜΩ
Analog Input Capacitance, C <sub>IN</sub>		-	10	-	pF
Analog Input Bias Current, I <sub>B</sub> + or I <sub>B</sub> -	(Note 3)	-10	-	+10	μΑ
Differential Analog Input Bias Current IBDIFF = (IB+ - IB-)	(Note 3)	-	±0.5	-	μА
Full Power Input Bandwidth, FPBW		-	250	-	MHz
Analog Input Common Mode Voltage Range (V <sub>IN</sub> + + V <sub>IN</sub> -) / 2	Differential Mode (Note 2)	0.25	-	4.75	V
INTERNAL REFERENCE VOLTAGE					
Reference Voltage Output, V <sub>REFOUT</sub> (Loaded)		-	2.5	-	V
Reference Output Current, I <sub>REFOUT</sub>		-	1	2	mA
Reference Temperature Coefficient		-	120	-	ppm/ <sup>o</sup> C
REFERENCE VOLTAGE INPUT			1	<u> </u>	<u> </u>
Reference Voltage Input, V <sub>REFIN</sub>		-	2.5	-	V
Total Reference Resistance, R <sub>REFIN</sub>		_	2.5	_	kΩ
Reference Input Current, I <sub>REFIN</sub>		_	1	_	mA
DC BIAS VOLTAGE			1 .		
DC Bias Voltage Output, V <sub>DC</sub>			3.0	-	V

# **Electrical Specifications**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
Maximum Output Current		-	-	0.2	mA	
DIGITAL INPUTS					11	
Input Logic High Voltage, V <sub>IH</sub>	CLK, DFS, OE	2.0	-	-	V	
Input Logic Low Voltage, V <sub>IL</sub>	CLK, DFS, OE	-	-	0.8	V	
Input Logic High Current, I <sub>IH</sub>	CLK, DFS, $\overline{\text{OE}}$ , V <sub>IH</sub> = 5V	-10.0	-	+10.0	μА	
Input Logic Low Current, I <sub>IL</sub>	CLK, DFS, $\overline{\text{OE}}$ , $V_{\text{IL}} = 0V$	-10.0	-	+10.0	μΑ	
Input Capacitance, C <sub>IN</sub>		-	7	-	pF	
DIGITAL OUTPUTS				1	I	
Output Logic High Voltage, V <sub>OH</sub>	I <sub>OH</sub> = 100μA; DV <sub>CC2</sub> = 5V	4.0	-	-	V	
Output Logic Low Voltage, V <sub>OL</sub>	I <sub>OL</sub> = 100μA; DV <sub>CC2</sub> = 5V	-	-	0.8	V	
Output Three-State Leakage Current, I <sub>OZ</sub>	V <sub>O</sub> = 0/5V; DV <sub>CC2</sub> = 5V	-10	±1	10	μА	
Output Logic High Voltage, V <sub>OH</sub>	I <sub>OH</sub> = 100μA; DV <sub>CC2</sub> = 3V	2.4	-	-	V	
Output Logic Low Voltage, V <sub>OL</sub>	I <sub>OL</sub> = 100μA; DV <sub>CC2</sub> = 3V	-	-	0.5	V	
Output Three-State Leakage Current, I <sub>OZ</sub>	$V_O = 0/5V$ ; $DV_{CC2} = 3V$	-10	±1	10	μА	
Output Capacitance, C <sub>OUT</sub>		-	10	-	pF	
TIMING CHARACTERISTICS					L	
Aperture Delay, t <sub>AP</sub>		-	5	-	ns	
Aperture Jitter, t <sub>AJ</sub>		-	5	-	ps <sub>RMS</sub>	
Data Output Hold, t <sub>H</sub>		-	5	-	ns	
Data Output Delay, t <sub>OD</sub>		-	6	-	ns	
Data Output Enable Time, t <sub>EN</sub>		-	5	-	ns	
Data Output Enable Time, t <sub>DIS</sub>		-	5	-	ns	
Data Latency, t <sub>LAT</sub>	For a Valid Sample (Note 2)	-	-	7	Cycles	
Power-Up Initialization	Data Invalid Time (Note 2)	-	-	20	Cycles	
Sample Clock Pulse Width (Low)	f <sub>S</sub> = 40MSPS	11.3	12.5	-	ns	
Sample Clock Pulse Width (High)	f <sub>S</sub> = 40MSPS	11.3	12.5	-	ns	
Sample Clock Duty Cycle Variation	f <sub>S</sub> = 40MSPS	-	±5	-	%	
POWER SUPPLY CHARACTERISTICS						
Analog Supply Voltage, AV <sub>CC</sub>		4.75	5.0	5.25	V	
Digital Supply Voltage, DV <sub>CC1</sub>		4.75	5.0	5.25	V	
Digital Output Supply Voltage, DV <sub>CC2</sub>	At 3.0V	2.7	3.0	3.3	V	
	At 5.0V	4.75	5.0	5.25	V	
Supply Current, I <sub>CC</sub>	f <sub>IN</sub> = 1MHz and DFS = "0"	-	62	-	mA	
Power Dissipation	f <sub>IN</sub> = 1MHz and DFS = "0"	-	310	-	mW	
Offset Error Sensitivity, $\Delta V_{OS}$	AV <sub>CC</sub> or DV <sub>CC</sub> = 5V $\pm$ 5%	-	±0.7	-	LSB	
Gain Error Sensitivity, ΔFSE	AV <sub>CC</sub> or DV <sub>CC</sub> = 5V $\pm$ 5%	-	±0.1	-	LSB	

# NOTES:

- 2. Parameter guaranteed by design or characterization and not production tested.
- 3. With the clock low and DC input.

# **Timing Waveforms**




FIGURE 1. INPUT TO OUTPUT TIMING

# **Typical Performance Curves**




FIGURE 2. EFFECTIVE NUMBER OF BITS (ENOB) AND SINAD vs SAMPLING FREQUENCY




FIGURE 3. SNR vs SAMPLING FREQUENCY




FIGURE 4. -THD vs SAMPLING FREQUENCY




FIGURE 5. SFDR vs SAMPLING FREQUENCY

# Typical Performance Curves (Continued)




FIGURE 6. EFFECTIVE NUMBER OF BITS (ENOB) vs SAMPLE CLOCK DUTY CYCLE




FIGURE 8. SUPPLY CURRENT vs SAMPLE CLOCK FREQUENCY




FIGURE 10. INTERNAL REFERENCE VOLTAGE ( $V_{\mbox{\scriptsize REFOUT}}$ ) vs TEMPERATURE




FIGURE 7. EFFECTIVE NUMBER OF BITS (ENOB) vs ANALOG INPUT COMMON MODE VOLTAGE




FIGURE 9. EFFECTIVE NUMBER OF BITS (ENOB) vs TEMPERATURE




FIGURE 11. DC BIAS VOLTAGE (V<sub>DC</sub>) vs TEMPERATURE

# Typical Performance Curves (Continued)




FIGURE 12. DATA OUTPUT DELAY ( $t_{\mbox{\scriptsize OD}}$ ) vs TEMPERATURE




FIGURE 14. 2048 POINT FFT PLOT




FIGURE 13. SUPPLY CURRENT vs TEMPERATURE




FIGURE 15. ANALOG INPUT SAMPLE-AND-HOLD

TABLE 1. A/D CODE TABLE

	OFFSET BINARY OUTPUT CODE TWO'S COMPLEMENT OUTPUT CO (DFS LOW) (DFS HIGH)													ODE							
CODE CENTER	DIFFERENTIAL INPUT VOLTAGE	M S B	De	DZ	De	DE	D4	Da	Da	D4	L S B	M S B	De	DZ	De	DE	D4	Da	Da	D4	LSB
DESCRIPTION	(V <sub>IN</sub> + - V <sub>IN</sub> -)	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
+Full Scale (+FS) - 1/4 LSB	0.499756V	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
+FS - 1 <sup>1</sup> / <sub>4</sub> LSB	0.498779V	1	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1	0
+ <sup>3</sup> / <sub>4</sub> LSB	732.422μV	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-1/ <sub>4</sub> LSB	-244.141μV	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
-FS + 1 <sup>3</sup> / <sub>4</sub> LSB	-0.498291V	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1
-Full Scale (-FS) + $^3/_4$ LSB	-0.499268V	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

NOTE:

4. The voltages listed above represent the ideal center of each output code shown with  $V_{REFIN} = +2.5V$ .

# **Detailed Description**

# Theory of Operation

The HI5767 is a 10-bit fully differential sampling pipeline A/D converter with digital error correction logic. Figure 16 depicts the circuit for the front end differential-in-differential-out sampleand-hold (S/H). The switches are controlled by an internal sampling clock which is a non-overlapping two phase signal,  $\Phi_1$ and  $\Phi_2$ , derived from the master sampling clock. During the sampling phase,  $\Phi_1$ , the input signal is applied to the sampling capacitors, C<sub>S</sub>. At the same time the holding capacitors, C<sub>H</sub>, are discharged to analog ground. At the falling edge of  $\Phi_1$  the input signal is sampled on the bottom plates of the sampling capacitors. In the next clock phase,  $\Phi_2$ , the two bottom plates of the sampling capacitors are connected together and the holding capacitors are switched to the op-amp output nodes. The charge then redistributes between C<sub>S</sub> and C<sub>H</sub> completing one sample-and-hold cycle. The front end sample-and-hold output is a fully-differential, sampled-data representation of the analog input. The circuit not only performs the sample-and-hold function but will also convert a single-ended input to a fullydifferential output for the converter core. During the sampling phase, the V<sub>IN</sub> pins see only the on-resistance of a switch and C<sub>S</sub>. The relatively small values of these components result in a typical full power input bandwidth of 250MHz for the converter.

As illustrated in the functional block diagram and the timing diagram in Figure 1, eight identical pipeline subconverter stages, each containing a two-bit flash converter and a two-bit multiplying digital-to-analog converter, follow the S/H circuit with the ninth stage being a two bit flash converter. Each converter stage in the pipeline will be sampling in one phase and amplifying in the other clock phase. Each individual subconverter clock signal is offset by 180 degrees from the previous stage clock signal resulting in alternate stages in the pipeline performing the same operation.

The output of each of the eight identical two-bit subconverter stages is a two-bit digital word containing a supplementary bit to be used by the digital error correction logic. The output of each subconverter stage is input to a digital delay line which is controlled by the internal sampling clock. The function of the digital delay line is to time align the digital outputs of the eight identical two-bit subconverter stages with the corresponding output of the ninth stage flash converter before applying the eighteen bit result to the digital error correction logic. The digital error correction logic uses the supplementary bits to correct any error that may exist before generating the final ten bit digital data output of the converter.

Because of the pipeline nature of this converter, the digital data representing an analog input sample is output to the digital data bus on the 7th cycle of the clock after the analog sample is taken. This time delay is specified as the data latency. After the data latency time, the digital data representing each succeeding analog sample is output during the following clock cycle. The digital output data is synchronized to the external sampling clock by a double buffered latching technique. The digital output data is available in two's complement or offset binary format depending on the state of the Data Format Select (DFS) control input (see Table 1, A/D Code Table).

# Internal Reference Voltage Output, VREFOUT

The HI5767 is equipped with an internal reference voltage generator, therefore, no external reference voltage is required.  $V_{REFOUT}$  must be connected to  $V_{REFIN}$  when using the internal reference voltage.

An internal band-gap reference voltage followed by an amplifier/buffer generates the precision +2.5V reference voltage used by the converter. A 4:1 array of substrate PNPs generates the "delta-V<sub>BE</sub>" and a two-stage op-amp closes the loop to create an internal +1.25V band-gap reference voltage. This voltage is then amplified by a wideband uncompensated operational amplifier connected

in a gain-of-two configuration. An external, user-supplied,  $0.1\mu F$  capacitor connected from the  $V_{REFOUT}$  output pin to analog ground is used to set the dominant pole and to maintain the stability of the operational amplifier.

# Reference Voltage Input, V<sub>REFIN</sub>

The HI5767 is designed to accept a +2.5V reference voltage source at the  $V_{REFIN}$  input pin. Typical operation of the converter requires  $V_{REFIN}$  to be set at +2.5V. The HI5767 is tested with  $V_{REFIN}$  connected to  $V_{REFOUT}$  yielding a fully differential analog input voltage range of  $\pm 0.5$ V.

The user does have the option of supplying an external +2.5V reference voltage. As a result of the high input impedance presented at the  $V_{REFIN}$  input pin,  $2.5k\Omega$  typically, the external reference voltage being used is only required to source 1mA of reference input current. In the situation where an external reference voltage will be used an external  $0.1\mu F$  capacitor  $\boldsymbol{must}$  be connected from the  $V_{REFOUT}$  output pin to analog ground in order to maintain the stability of the internal operational amplifier.

In order to minimize overall converter noise it is recommended that adequate high frequency decoupling be provided at the reference voltage input pin,  $V_{\sf REFIN}$ .

#### Analog Input, Differential Connection

The analog input to the HI5767 is a differential input that can be configured in various ways depending on the signal source and the required level of performance. A fully differential connection (Figure 17 and Figure 18) will deliver the best performance from the converter.




FIGURE 16. AC COUPLED DIFFERENTIAL INPUT

Since the HI5767 is powered by a single +5V analog supply, the analog input is limited to be between ground and +5V. For the differential input connection this implies the analog input common mode voltage can range from 0.25V to 4.75V. The performance of the ADC does not change significantly with the value of the analog input common mode voltage.

A DC voltage source,  $V_{DC}$ , equal to 3.2V (typical), is made available to the user to help simplify circuit design when using an AC coupled differential input. This low output impedance voltage source is not designed to be a reference but makes an excellent DC bias source and stays well within the analog input common mode voltage range over temperature.

For the AC coupled differential input (Figure 17) and with  $V_{\mbox{REFIN}}$  connected to  $V_{\mbox{REFOUT}}$ , full scale is achieved when

the V<sub>IN</sub> and -V<sub>IN</sub> input signals are  $0.5V_{P-P}$ , with -V<sub>IN</sub> being 180 degrees out of phase with V<sub>IN</sub>. The converter will be at positive full scale when the V<sub>IN</sub>+ input is at V<sub>DC</sub> + 0.25V and the V<sub>IN</sub>- input is at V<sub>DC</sub> - 0.25V (V<sub>IN</sub>+ - V<sub>IN</sub>- = +0.5V). Conversely, the converter will be at negative full scale when the V<sub>IN</sub>+ input is equal to V<sub>DC</sub> - 0.25V and V<sub>IN</sub>- is at V<sub>DC</sub> + 0.25V (V<sub>IN</sub>+ - V<sub>IN</sub>- = -0.5V).

The analog input can be DC coupled (Figure 18) as long as the inputs are within the analog input common mode voltage range ( $0.25V \le VDC \le 4.75V$ ).




FIGURE 17. DC COUPLED DIFFERENTIAL INPUT

The resistors, R, in Figure 18 are not absolutely necessary but may be used as load setting resistors. A capacitor, C, connected from  $V_{\text{IN}^+}$  to  $V_{\text{IN}^-}$  will help filter any high frequency noise on the inputs, also improving performance. Values around 20pF are sufficient and can be used on AC coupled inputs as well. Note, however, that the value of capacitor C chosen must take into account the highest frequency component of the analog input signal.

#### Analog Input, Single-Ended Connection

The configuration shown in Figure 19 may be used with a single ended AC coupled input.




FIGURE 18. AC COUPLED SINGLE ENDED INPUT

Again, with V<sub>REFIN</sub> connected to V<sub>REFOUT</sub>, if V<sub>IN</sub> is a 1V<sub>P-P</sub> sinewave, then V<sub>IN</sub>+ is a 1.0V<sub>P-P</sub> sinewave riding on a positive voltage equal to VDC. The converter will be at positive full scale when V<sub>IN</sub>+ is at VDC + 0.5V (V<sub>IN</sub>+ - V<sub>IN</sub>- = +0.5V) and will be at negative full scale when V<sub>IN</sub>+ is equal to VDC - 0.5V (V<sub>IN</sub>+ - V<sub>IN</sub>- = -0.5V). Sufficient headroom must be provided such that the input voltage never goes above +5V or below AGND. In this case, VDC could range between 0.5V and 4.5V without a significant change in ADC performance. The simplest way to produce VDC is to use the DC bias source, V<sub>DC</sub>, output of the HI5767.

The single ended analog input can be DC coupled (Figure 20) as long as the input is within the analog input common mode voltage range.

The resistor, R, in Figure 20 is not absolutely necessary but may be used as a load setting resistor. A capacitor, C, connected from  $V_{IN}$ + to  $V_{IN}$ - will help filter any high frequency noise on the inputs, also improving performance. Values around 20pF are sufficient and can be used on AC coupled inputs as well. Note, however, that the value of capacitor C chosen must take into account the highest frequency component of the analog input signal.

A single ended source may give better overall system performance if it is first converted to differential before driving the HI5767.

# Digital Output Control and Clock Requirements

The HI5767 provides a standard high-speed interface to external TTL logic families.

In order to ensure rated performance of the HI5767, the duty cycle of the clock should be held at 50%  $\pm$ 5%. It must also have low jitter and operate at standard TTL levels.

Performance of the HI5767 will only be guaranteed at conversion rates above 1 MSPS. This ensures proper performance of the internal dynamic circuits. Similarly, when power is first applied to the converter, a maximum of 20 cycles at a sample rate above 1 MSPS will have to be performed before valid data is available. A Data Format Select (DFS) pin is provided which will determine the format of the digital data outputs. When at logic low, the data will be output in offset binary format. When at logic high, the data will be output in two's complem(ta o)-5ic cirdput 2y-5. TJro fom

where:  $V_{CORR} = 0.5 \text{ dB (Typical)}$ .

V<sub>CORR</sub> adjusts the SINAD, and hence the ENOB, for the amount the analog input signal is backed off from full scale.

### Signal To Noise and Distortion Ratio (SINAD)

SINAD is the ratio of the measured RMS signal to RMS sum of all the other spectral components below the Nyquist frequency, f<sub>S</sub>/2, excluding DC.

#### Signal To Noise Ratio (SNR)

SNR is the ratio of the measured RMS signal to RMS noise at a specified input and sampling frequency. The noise is the RMS sum of all of the spectral components below  $f_{\rm S}/2$  excluding the fundamental, the first five harmonics and DC.

### Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first 5 harmonic components to the RMS value of the fundamental input signal.

#### 2nd and 3rd Harmonic Distortion

This is the ratio of the RMS value of the applicable harmonic component to the RMS value of the fundamental input signal.

## Spurious Free Dynamic Range (SFDR)

SFDR is the ratio of the fundamental RMS amplitude to the RMS amplitude of the next largest spectral component in the spectrum below  $f_{\rm S}/2$ .

#### Intermodulation Distortion (IMD)

Nonlinearities in the signal path will tend to generate intermodulation products when two tones,  $f_1$  and  $f_2$ , are present at the inputs. The ratio of the measured signal to the distortion terms is calculated. The terms included in the calculation are  $(f_1+f_2)$ ,  $(f_1-f_2)$ ,  $(2f_1)$ ,  $(2f_2)$ ,  $(2f_1+f_2)$ ,  $(2f_1+f_2)$ ,  $(f_1+2f_2)$ ,  $(f_1+2f_2)$ ,  $(f_1-2f_2)$ . The ADC is tested with each tone 6dB below full scale.

#### Transient Response

Transient response is measured by providing a full-scale transition to the analog input of the ADC and measuring the number of cycles it takes for the output code to settle within 10-bit accuracy.

### Over-Voltage Recovery

Over-Voltage Recovery is measured by providing a full-scale transition to the analog input of the ADC which overdrives the input by 200mV, and measuring the number of cycles it takes for the output code to settle within 10-bit accuracy.

#### Full Power Input Bandwidth (FPBW)

Full power input bandwidth is the analog input frequency at which the amplitude of the digitally reconstructed output has decreased 3dB below the amplitude of the input sine wave. The input sine wave has an amplitude which swings from -FS to +FS. The bandwidth given is measured at the specified sampling frequency.

#### Video Definitions

Differential Gain and Differential Phase are two commonly found video specifications for characterizing the distortion of a chrominance signal as it is offset through the input voltage range of an ADC.

# Differential Gain (DG)

Differential Gain is the peak difference in chrominance amplitude (in percent) relative to the reference burst.

#### Differential Phase (DP)

Differential Phase is the peak difference in chrominance phase (in degrees) relative to the reference burst.

# **Timing Definitions**

Refer to Figure 1 and Figure 2 for these definitions.

#### Aperture Delay $(t_{\Delta P})$

Aperture delay is the time delay between the external sample command (the falling edge of the clock) and the time at which the signal is actually sampled. This delay is due to internal clock path propagation delays.

# Aperture Jitter (t<sub>AJ</sub>)

Aperture jitter is the RMS variation in the aperture delay due to variation of internal clock path delays.

#### Data Hold Time (tH)

Data hold time is the time to where the previous data (N - 1) is no longer valid.

#### Data Output Delay Time (t<sub>OD</sub>)

Data output delay time is the time to where the new data (N) is valid.

# Data Latency (t<sub>LAT</sub>)

After the analog sample is taken, the digital data representing an analog input sample is output to the digital data bus on the 7th cycle of the clock after the analog sample is taken. This is due to the pipeline nature of the converter where the analog sample has to ripple through the internal subconverter stages. This delay is specified as the data latency. After the data latency time, the digital data representing each succeeding analog sample is output during the following clock cycle. The digital data lags the analog input sample by 7 sample clock cycles.

#### Power-Up Initialization

This time is defined as the maximum number of clock cycles that are required to initialize the converter at power-up. The requirement arises from the need to initialize the dynamic circuits within the converter.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com