

General Description

The MAX1874 charges a single-cell Li+ battery from both USB and AC adapter sources. It also includes battery-to-input power switchover, so the system can be powered directly from the power source rather than from the battery.


In its simplest application, the MAX1874 needs no external MOSFET or diodes, and accepts input voltages up to 6.5V; however, DC input overvoltage protection up to 18V can be added with a single SOT PFET.


On-chip thermal limiting simplifies printed circuit board (PCB) layout and allows optimum charging rate without the thermal limits imposed by worst-case battery and input voltage. When the MAX1874 thermal limit is reached, the charger does not shut down but simply reduces charging current.

Ambient or battery temperature can be monitored with an external thermistor. When the temperature is out of range, charging pauses.

Other features include a \overline{CHG} output to indicate when battery current tapers below a predetermined level. DC power-OK (\overline{DCOK}), USB power-OK (\overline{UOK}), and poweron (PON) outputs indicate when valid power is present. These outputs drive logic or power-selection MOSFETs to disconnect the charging sources from the load and to protect the MAX1874 from overvoltage.

The MAX1874 contains no logic for communication with the USB host. It must receive instructions from a local microcontroller. The MAX1874 is available in a 16-pin 5mm \times 5mm thin QFN package and operates over the -40°C to +85°C temperature range.





Features


- Charge from USB* or AC Adapter
- Automatic Switchover to AC Adapter
- Thermal Limiting Simplifies Board Design
- Small, High-Power 16-Pin Thin QFN Package
- Input Protection Up to 18V
- Soft-Start
- Automatic Battery-to-Input Load Switch

*Protected by U.S. Patent #6,507,172.

_Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX1874ETE	-40°C to +85°C	16 Thin QFN 5mm x 5mm	T1655-2

Typical Operating Circuit



Functional Diagram appears at the end of the data sheet.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

DC, DCOK to GND	0.3V to +20V
DCLV, BYP, USB, UOK, DCI, REF, USEL, THRM,	
EN, BATT, CHG, PON to GND	0.3V to +7V
PGND to GND	-0.3V to +0.3V
Continuous Current (DCLV)	
Continuous Current (USB)	0.6A

Continuous Power Dissipation (T_A = +70°C) 16-Pin 5mm × 5mm Thin QFN (derate 21.3mW/°C above +70°C).....1.7W Operating Temperature Range-40°C to +85°C Storage Temperature Range-65°C to +150°C Maximum Junction Temperature+150°C Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{USB} = V_{DC} = V_{DCLV} = V_{EN} = V_{USEL} = 5V, V_{BATT} = 4.2V, V_{THRM} = V_{REF} / 2$, Circuit of Figure 2, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
INPUT VOLTAGE RANGES AND INPU	T CURRENT				
Maximum DC Input Voltage with Overvoltage Protection	Q2 input MOSFET must be in place; charging occurs only below 6.2V, Figures 3, 4, and 5			18	V
Maximum DC Input Voltage Without Overvoltage Protection	DC = DCLV, Q2 input MOSFET not on circuit, Figure 2			6.5	V
Maximum Input Voltage for Charging		6.0	6.2	6.5	V
	$V_{EN} = 0V$		2	4	
DC Supply Current	$V_{EN} = 5V$		4	6	mA
DCLV Operating Voltage Range		4.35		6.00	V
DCLV Shutdown Supply Current	$V_{EN} = 0V$		300	500	μA
USB Input Voltage Range		4.35		6.50	V
	$V_{EN} = 0V$		500	750	μA
USB Supply Current	$V_{EN} = 5V, V_{DC} = 0V$		2	3	mA
	$V_{EN} = 5V, V_{DC} = 5V$		160	300	μA
DCI Input Current			1	100	nA
BYP Output Resistance	(Note 1)		5		Ω
THRM Input Bias Current			1	100	nA
BATTERY VOLTAGE					
BATT Regulation Voltage		4.1685	4.20	4.2315	V
BATT Prequal Voltage Threshold	BATT rising	2.8	3	3.2	V
Prequal Threshold Hysteresis			70		mV
	I _{USB} = 100mA		100		
USB Charging Headroom	I _{USB} = 500mA		200		mV
DC Charging Headroom	I _{DCIN} = 800mA		250		mV
REF Voltage (Buffered Output)	I_{REF} = 0 to 500µA, 4V < V _{DC} or V _{USB} < 6.5V; does not affect BATT regulation accuracy	2.94	3	3.06	V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{USB} = V_{DC} = V_{DCLV} = V_{EN} = V_{USEL} = 5V, V_{BATT} = 4.2V, V_{THRM} = V_{REF} / 2$, Circuit of Figure 2, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
BATTERY CHARGING AND PRECHAR	GE CURRENT				•
DCI Voltage Range		0.1 x V _F	REF	VREF	V
	V _{DCI} = V _{REF}	950	1000	1050	
DCI Voltage to BATT Current	V _{DCI} = V _{REF} / 2	490	520	550	mA
LICD Charging Current	USEL = high		455	495	
USB Charging Current	USEL = low		82	95	mA
Soft-Start Current-Ramp Time	Measured from 10% to 90%		7		ms
Prequal Charging Current	$V_{BATT} = 2.5V$	35	55	70	mA
BATT Input Current	No DC or USB power, V _{BATT} = 4.2V		5	7.5	μA
BATT Shutdown Current	EN = GND, USB- and/or DC-powered		1	2	μA
THERMISTOR MONITOR AND DIE-TEM	IPERATURE REGULATION				
THRM COLD Trip Level	(Note 2)	0.72	0.74	0.76	V _{REF}
THRM HOT Trip Level	(Note 2)	0.28	0.29	0.30	VREF
THRM Disable Threshold		50	100	150	mV
Internal Die Thermal Limit			+105		°C
LOGIC INPUT/OUTPUTS AND GATE D	RIVERS				
PON High Output Resistance	PON pulled up to active input (DCLV or USB), V_{DCLV} or $V_{USB} = 5V$		25		Ω
PON Low Output Resistance	PON resistance to GND, $V_{DCLV} = V_{USB} = 0$		120		kΩ
DCOK Low Output Resistance	DCOK pulled low		25		Ω
DCOK Off-Leakage Current	$V_{\overline{DCOK}} = 12V, V_{DC} = 0V$			1	μA
UOK Output Resistance	$\overline{\text{UOK}}$ resistance to GND, $V_{\text{DC}} = 0$		25		Ω
UOK Off-Leakage Current	$V \overline{UOK} = 6.5V$			1	μA
	DC input (% of charge current set at DCI)	8	12.5	19	
CHG Threshold to Indicate Battery Full,	USB input, USEL = 5V (% of USB charging current)	20	25	30	0/
Battery Current Falling (Note 3)	USB input with USEL = 0		Voltage mode		%
CHG Logic-Low Output	Sinking 10mA sink			0.4	V
CHG Leakage Current	V _{CHG} = 6.5V			1	μA
EN, USEL Logic-Input High Level		1.6			V
EN, USEL Logic-Input Low Level				0.4	V
EN, USEL Input Bias Current				1	μA

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{USB} = V_{DC} = V_{DCLV} = V_{EN} = V_{USEL} = 5V, V_{BATT} = 4.2V, V_{THRM} = V_{REF} / 2$, Circuit of Figure 2, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
TIMING	·	•	
DC Rising to DCOK Falling	USB = open, DC rising to 5V	20	ms
USB Rising to UOK Falling	DC = open, USB rising to 5V	20	ms
DC Falling to DCOK Going Open-Drain Propagation Delay	USB = open, $1k\Omega$ pullup	2	μs
USB Falling to UOK Going Open-Drain Propagation Delay	DC = open, $10k\Omega$ pullup	2	μs
DC Rising to PON Rising (90%)	USB = open, DC step to 5V, BATT = 3.6V, $100k\Omega$ pulldown	20	ms
USB Rising to PON Rising (90%)	DC = open, V _{USB} step to 5V, V _{BATT} = 3.6V, 100k Ω pulldown	20	ms
DC Falling to PON Going Open-Drain Propagation Delay	USB = open, 100k Ω pulldown	2	μs
USB Falling to PON Going Open-Drain Propagation Delay	DC = open, 100k Ω pulldown	2	μs

ELECTRICAL CHARACTERISTICS

 $(V_{USB} = V_{DC} = V_{DCLV} = V_{EN} = V_{USEL} = 5V, V_{BATT} = 4.2V, V_{THRM} = V_{REF} / 2$, Circuit of Figure 2, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 4)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
INPUT VOLTAGE RANGES AND INPU	TCURRENT	·			
Maximum DC Input Voltage with Overvoltage Protection	Q2 input MOSFET must be in place; charging occurs only below 6.2V, Figures 3, 4, and 5			18	V
Maximum DC Input Voltage Without Overvoltage Protection	DC = DCLV, Q2 input MOSFET not on circuit, Figure 3			6.5	V
Maximum Input Voltage for Charging		6.0		6.5	V
	$V_{EN} = 0V$			4	
DC Supply Current	$V_{EN} = 5V$			6	mA
DCLV Operating Voltage Range		4.35		6.00	V
DCLV Shutdown Supply Current	$V_{EN} = 0V$			500	μΑ
USB Input Voltage Range		4.35		6.50	V
	$V_{EN} = 0V$			750	μA
USB Supply Current	$V_{EN} = 5V, V_{DC} = 0V$			3	mA
	$V_{EN} = 5V, V_{DC} = 5V$			300	μΑ
DCI Input Current				100	nA
THRM Input Bias Current				100	nA



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{USB} = V_{DC} = V_{DCLV} = V_{EN} = V_{USEL} = 5V, V_{BATT} = 4.2V, V_{THRM} = V_{REF} / 2, Circuit of Figure 2, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 4)$

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
BATTERY VOLTAGE		•			
BATT Regulation Voltage		4.1685	2	4.2315	V
BATT Prequal Voltage Threshold	BATT rising	2.8		3.2	V
REF Voltage (Buffered Output)	$I_{REF} = 0$ to 500µA, 4V < V_{DC} or V_{USB} < 6.5V; does not affect BATT regulation accuracy	2.94		3.06	V
BATTERY CHARGING AND PRECHAR	GE CURRENT	·			
DCI Voltage Range		0.1 x V _{REF}		VREF	V
DOL Valtage to DATT Ourrent	V _{DCI} = V _{REF}	930		1070	A
DCI Voltage to BATT Current	V _{DCI} = V _{REF} / 2	490		565	mA
	USEL = high			495	
USB Charging Current	USEL = low			95	mA
Prequal Charging Current	V _{BATT} = 2.5V	40		70	mA
BATT Input Current	No DC or USB power, V _{BATT} = 4.2V			7.5	μA
BATT Shutdown Current	EN = GND, USB and/or DC powered			2	μΑ
THERMISTOR MONITOR AND DIE-TEM	IPERATURE REGULATION				
THRM COLD Trip Level	(Note 2)	0.72		0.76	V _{REF}
THRM HOT Trip Level	(Note 2)	0.28		0.30	V _{REF}
THRM Disable Threshold		50		150	mV
LOGIC INPUT/OUTPUTS AND GATE D	RIVERS				
DCOK Off-Leakage Current	$V_{\overline{DCOK}} = 12V, V_{DC} = 0V$			1	μA
UOK Off-Leakage Current	$V_{\overline{UOK}} = 6.5V$			1	μA
	DC input (% of charge current set at DCI)	8		20	
CHG Threshold to Indicate Battery Full, Battery Current Falling (Note 3)	USB input, USEL = 5V (% of USB charging current)	20		30	%
CHG Logic-Low Output	Sinking 10mA sink			0.4	V
CHG Leakage Current	$V_{\overline{CHG}} = 6.5V$			1	μA
EN, USEL Logic-Input High Level		1.6			V
EN, USEL Logic-Input Low Level				0.4	V
EN, USEL Input Bias Current				1	μA

Note 1: BYP internally connects to the active power input (DCLV or USB). DCLV takes priority if both inputs are powered.


Note 2: These limits guarantee +5°C accuracy with 5% accuracy of thermistor beta (3450 nominal) with 2°C of hysteresis.

Note 3: The CHG output does not go high unless charge current is below the indicated threshold (as set by DCI) and the charger is in voltage-mode operation. In 100mA USB mode, CHG goes high when the charger transitions from current to voltage mode.

Note 4: Specifications to -40°C are guaranteed by design, not production tested.


Typical Operating Characteristics

(VUSB = VDC = VDCLV = VEN = 5V, VBATT = 4.2V, VTHRM = VREF / 2, VDCI = VREF, VUSEL = 5V, Circuit of Figure 4, TA = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)

(VUSB = VDC = VDCLV = VEN = 5V, VBATT = 4.2V, VTHRM = VREF / 2, VDCI = VREF, VUSEL = 5V, Circuit of Figure 4, TA = +25°C, unless otherwise noted.)




/N/XI/N

Pin Description

	1	
PIN	NAME	FUNCTION
1	DCLV	Low-Voltage Charger Input. DCLV charges BATT through an internal MOSFET. Maximum operating voltage at this pin is 6.0V. When an overvoltage protection MOSFET is connected, DCLV is connected to DC when the input voltage is suitable for charging.
2	DC	Voltage-Sense Pin for DC Input from AC Adapter. Maximum operating voltage at this pin is 18V.
3	CHG	 CHG is an active-low, open-drain output that goes low when the MAX1874 is charging and goes high when both of the following conditions are met (see the <i>Battery Full (CHG)</i> section): 1) Charge current drops to a set threshold (Table 2). 2) The charger is in voltage mode.
4	USEL	USEL is a logic input that sets USB source charging current to 500mA when USEL is logic high and to 100mA when USEL is logic low.
5	EN	Enable/Disable Input. Drive EN high to enable the device. When EN is low, UOK, DCOK, PON, and REF remain active.
6	GND	Ground
7	DCI	The voltage at this input sets the fast-charge current when the DCLV input is powering the charger. See the <i>Charging Current</i> section.
8	THRM	THRM pauses charging when an externally connected thermistor ($10k\Omega$ at +25°C) is at less than 0°C or greater than +50°C. Connect to GND to disable. See the <i>External Thermistor Monitor (THRM)</i> section.
9	REF	$3V$ Reference Output. Sources up to 500μ A to bias I _{DCI} and external thermistor. Bypass with 0.1 μ F to GND. REF loading does not affect BATT regulation accuracy.
10	PGND	Power Ground. Connect to GND at a single, low-impedance point.
11	BYP	BYP powers internal circuitry and switches to the active input (either DCLV or USB). Bypass with a 2.2µF capacitor to GND.
12	USB	USB Charger Input. Charges BATT through an internal MOSFET.
13	ŪŌK	UOK is an active-low, open-drain output that goes low to indicate when the USB input is the valid charging source.
14	PON	PON is an active-high, open-drain output with an internal $120k\Omega$ resistor to ground that goes high when V _{DC} or V _{USB} > V _{BATT} . PON can directly drive an external PFET that disconnects the battery from the system load when power is applied.
15	BATT	Charge Output. Connect to the positive terminal of the Li+ battery.
16	DCOK	$\overline{\text{DCOK}}$ is an active-low, open-drain output that goes low when $3.5\text{V} < \text{V}_{\text{DC}} < 6.2\text{V}$.

_Functional Diagram



M/X/M

Detailed Description

The MAX1874 charges a single-cell Li+ battery from either USB power sources or AC adapter sources. It contains a complete two-input linear charger that controls both battery charge current and voltage. In addition to all charging functions, the MAX1874 includes voltagesensing and switchover circuitry that selects the active input source. When both inputs are active, priority is given to the AC adapter (DC). Charging current is regulated with on-chip power MOSFETs, so no external MOSFETs are required for a basic two-input charger. Additional features such as input-voltage protection and battery-load switching can be added with external MOSFETs that are driven directly from MAX1874 outputs.

The MAX1874 also features a thermal regulation loop that adjusts charging current so the die temperature remains below +105°C. See the *Package Thermal Limiting* section. This on-chip thermal control simplifies PCB layout and allows the optimum charging rate to be set without the thermal limits imposed by worst-case battery and input voltage. When the MAX1874 thermal limit is reached, the charger does not shut down but reduces charging current.

In addition to, and separate from, its internal die temperature control, the MAX1874 can also monitor ambient or cell temperature with an external thermistor connected to THRM. When the thermistor temperature is out of range (greater than +50°C or less than 0°C), charging stops until the temperature returns to normal. See the *External Thermistor Monitor (THRM)* section.

Other features include a CHG output to indicate battery full (when charge current tapers to a percentage of fast-charge current). DCOK, UOK, and power-on (PON) outputs indicate when valid power is present. These outputs can drive overvoltage protection and power selection MOSFETs (Figures 3, 4, and 5).

When charging is stopped or input power is removed, battery leakage is typically $5\mu A$. No input blocking diodes are required to prevent battery drain.

With USB power connected, but without power at the DC input, charge current can be set to either 500mA or

100mA through the USEL input. When power is taken from the DC input, charge current is linearly set by the voltage at DCI. The MAX1874 charge current can also be DAC controlled with the output of a DAC connected to DCI. See the *Charging Current* section.

Enable (EN)

The enable input, EN, switches the MAX1874 on or off. With EN high, the MAX1874 is on and can begin charging. When EN is low, UOK, DCOK, PON, and REF remain active. Charging stops when EN is low, but the chip remains biased and continues to draw current from the input supplies so power-monitoring outputs can remain valid.

USB-to-Adapter Power Handoff

The MAX1874 can charge from either the USB input or the DC input. It cannot charge from both sources at the same time. The IC automatically selects the active input and charges from that. If both power sources are active, the adapter input (DC) takes precedence. Table 1 describes the switchover between DC and USB.

DC serves as the sense input for the adapter power source. This input senses when DC is above 6.2V (maximum range is 18V) or below 4V. When it senses the DC source is above 6.2V, DCOK goes high, indicating an invalid DC input. See the *DC Power-OK* (*DCOK*) section.

When power is connected to DC, the MAX1874 requires 20ms to validate the input. Consequently, charging is interrupted for 20ms until it is determined that input power is good. Also, when DC power is removed while valid USB power is present, charging is interrupted for 20ms before transferring to the USB source.

DC Power-OK (DCOK)

DCOK is an active-low, open-drain output that goes low when V_{DC} is below 6.2V or above 3.5V. DCOK can be used as a logic output, but is also designed to drive an external MOSFET (Q2 in Figures 3, 4, and 5). This allows the charger to protect the input from overvoltage up to 18V. Charging is disabled for inputs over 6.2V. An external 1k Ω pullup resistor keeps DCOK high (external MOSFET off) until it is certain the voltage is within the

Table 1. USB and DC Input Selection

V _{DC} > 18V OR V _{USB} > 6.5V	4V < V _{DC} < 6.2V AND 0 < V _{USB} < 6.5V		4V < V _{USB} < 6.5V AND V _{DC} < 4V OR V _{DC} > 6.2V	V _{DC} < 4V OR V _{DC} > 6.2V, AND V _{USB} < 4V
Exceeds operating input range. Not allowed. See the <i>Absolute Maximum Ratings</i> section.	DCLV powers device and supplies charging current.	1) 2)	USB powers device and supplies charging current. DCLV disconnected from DC source through external MOSFET (Q2 Figures 3, 4, and 5).	No charging

Note: V_{DC} takes precedence when both inputs are valid.



acceptable range. To verify that the input voltage is stable, DCOK has an internal delay of 20ms before connecting power to DCLV. DCOK remains operational when EN is low (charger off).

USB Power-OK (UOK)

UOK is an active-low, open-drain output that goes low to indicate that V_{USB} is valid (greater than 4V). UOK remains operational when EN is low (charger off). An external 10k Ω pullup resistor keeps UOK high until it is certain that power is within the acceptable range. UOK can be used as a logic output, or to control a MOSFET that switches USB power directly to the system load when the MAX1874 is powered from a USB source (Q1 in Figure 4).

Bypass (BYP)

BYP is the bypass connection for the MAX1874's internal power rail. Bypass to GND with a 2.2 μ F or greater capacitor. The voltage at BYP is supplied from either DCLV or USB through an internal 5 Ω switch network.

Power On (PON)

PON goes high when V_{DC} or V_{USB} is within its normal operating range. PON can be used as a logic output to indicate power is connected or can drive an external P-channel MOSFET that switches the system load from the battery to an external source when power is applied. See Q3 in Figures 4 and 5.

Charging Current

Precharge Current

When the MAX1874 is powered with a battery connected, the IC first detects if the cell voltage is ready for full charge current. If the cell voltage is less than the prequal level (3V typ), the battery is precharged with a 50mA current until the cell reaches the proper level. The full charging current, as set by USEL or DCI, is then applied.

USEL

The charging current from the USB source is selected by USEL. A USB source can supply a maximum of 100mA or 500mA. USB hosts and powered hubs typically supply 500mA, while unpowered hubs supply 100mA. A logic low on USEL selects a 100mA maximum charging current. A logic high on USEL selects a 500mA maximum charging current.

DCI

MAX1874

When charging from the DCLV input, the voltage at DCI sets the charge current. The voltage-to-current transfer ratio from DCI to BATT is $1A/V_{REF}$. The DCI pin should be connected to a resistive divider from REF to DCI to GND (R5 and R6 in Figures 2 and 4). In this configuration, IBATT is as follows:

$I_{BATT} = [R6 / (R5 + R6)] Amps$

R5 and R6 should total $25 k \Omega$ or more to minimize loading on REF. Connecting DCI directly to REF results in a 1A charge current.

Battery Full (CHG)

CHG is low when the MAX1874 is charging in either the prequal or full-charging state. CHG then goes high when the charging current falls below a percentage of the set fast-charge current (Table 2) **and** the charger is in voltage mode (V_{BATT} near 4.2V). The CHG current threshold is a function of the charger mode. When charging from a DC source, CHG goes high when IBATT falls to 12.5% of the current set by V_{DCI} **and** the charger is in voltage mode (V_{BATT} near 4.2V). When charging from a USB source with USEL high, CHG goes high when IBATT falls to 125mA **and** the charger is in voltage mode. If the MAX1874 is charging from a USB source with USEL low, CHG goes high when the charger enters voltage mode.

Package Thermal Limiting

On-chip thermal limiting in the MAX1874 simplifies PCB layout and allows charging rates to be automatically optimized without constraints imposed by worst-case minimum battery voltage, maximum input voltage, and maximum ambient temperature. When the MAX1874 thermal limit is reached, the charger does not shut down but simply reduces charging current. This allows the board design to be optimized for compact size and typical thermal conditions. The MAX1874 reduces charging current to keep its die temperature below +105°C.

Table 2. CHG Battery Full Indication

CHARGING SOURCE	CHARGE CURRENT THRESHOLD FOR CHG GOING HIGH
DCLV Charging	12.5% of Charge Current Set by DCI and Charger in Voltage Mode
USB Charging 500mA (USEL high)	125mA and Charger in Voltage Mode
USB Charging 100mA (USEL low)	Charger in Voltage Mode

Note: CHG does not go high when charge current is reduced by the thermal regulation loop.



MAX1874

The MAX1874's thin QFN package includes a bottom metal plate that reduces thermal resistance between the die and the PCB. The external pad should be soldered to a large ground plane. This helps dissipate power and keeps the die temperature below the thermal limit. The MAX1874 thermal resistance from the die to the package thermal pad is typically 5°C/W. The thermal resistance of 1in² of 1oz copper on typical FR4 PC board material in free air is +42°C/W (typ). Consequently, the PC board pad area dominates the MAX1874's ability to dissipate heat. The MAX1874's thermal regulator is set for a +105°C die temperature. With the example thermal resistance of +47°C/W, the MAX1874 charge-current thermal limiting can be expected to occur when dissipating approximately 1.7W at +25°C ambient, and when dissipating approximately 0.75W at +70°C ambient.

The power dissipated in the charger is P_{DISS} = [V_{IN} (either V_{USB} or V_{DCLV}) - V_{BATT}] \times I_{CHARGE}. Power dissipation drops as the battery voltage rises, so thermal-charge current limiting, if it occurs, typically releases soon after charging begins and has little impact on charge time.

External Thermistor Monitor (THRM)

The MAX1874 features an internal window comparator to monitor battery pack temperature or ambient temperature with an external negative temperature coefficient thermistor. In typical systems, temperature is monitored to prevent charging at ambient temperature extremes (below 0°C or above +50°C). When the temperature moves outside these limits, charging is stopped. If the VTHERM returns to within its normal window, charging resumes. Connect THRM to GND when not using this feature. The THRM block diagram is detailed in Figure 1. Note that the temperature monitor at THRM is entirely separate from the on-chip temperature limiting discussed in the *Package Thermal Limiting* section.

The input thresholds for the THRM input are 0.74 \times VREF for the COLD trip point and 0.29 \times VREF for the HOT trip point.

Applications Information

Input Overvoltage Protection Switch

The DCLV input from an AC adapter or other source can be protected against overvoltage of up to 18V by connecting an external P-channel MOSFET (Q2 in Figures 3, 4, and 5) between DC and DCLV. When V_{DC} exceeds 6.2V, the DCOK output turns the P-channel MOSFET off. On power-up, DCOK remains high until it has been verified that V_{DC} is in range. If protection above 6.5V is not needed, then the MOSFET from the DC to DCLV can be omitted (Figure 2).




Figure 1. Thermistor Sensing Block Diagram

Battery-Load Switch

When input power is connected to the charger, some systems prefer that the battery is disconnected from the load and that system load current is taken directly from the DC input or USB source. This is an alternative to the basic case where the system load is permanently connected to the battery. The later setup is lower cost but has the disadvantage that if the battery is completely discharged, the system might not be ready to operate immediately, or might have limited functionality immediately upon plugging in the charger. If the battery has a load-disconnect switch, the system is more complex, but operation does not depend on the state of the battery. When system power is taken from the DC or USB input source, use D1, D2, Q1, and Q2 (Figure 4).

A partial approach to battery-load switching can connect the AC power adapter (DC) directly to the load, but not USB power (Figure 5). This can be useful when USB power is insufficient to fully power the system and charge the battery. When DC is powered, D2 provides a direct connection to the system and Q3 disconnects the battery. The battery does not power the load while it is charging. When only USB is connected, there is no bypass path from USB to the system. The battery is charged from the BATT output, and any system power is drawn from the battery through D5. If the system load exceeds the current supplied by the charger from USB (500mA or 100mA), then the battery can still discharge. In addition, if the system load does not allow the BATT current to fall below the USB battery full current threshold listed in Table 2, then CHG does not go high to indicate a full battery.






Figure 2. A Minimal Circuit that Assumes System Load Is Only Connected to the Battery. The circuit has a 6.5V maximum input and disables charging for inputs over 6.2V.




Figure 3. A circuit with overvoltage protection MOSFET (Q2) on DC input withstands up to 18V from the AC adapter and disables charging at inputs over 6.2V.






Figure 4. Full-Featured Circuit. Overvoltage protection MOSFET (Q2) on DC withstands up to 18V from the AC adapter, but disables charging at inputs over 6.2V. Output switch-over MOSFET (Q3) disconnects the battery from the system load when input power is applied. The input can power the system through D1, D2, Q1, and Q2 when either USB or AC power is present.

MAX1874




Figure 5. Partial-Battery Load Switching. AC adapter power is routed directly to the battery, but USB power is not. When USB power is connected, total USB current is limited to that set by USEL and system power is drawn from the battery through D5.

Chip Information


TRANSISTOR COUNT: 4997 PROCESS: BICMOS

MAX1874

M/X/M

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

			CC	MMO	1 DIV	1ENS	IONS	6										EXI	POSE	D PAE	VAR	ATIO	٧S		
PKG.	10	6L 5x5		20	5x5		28	BL 5x	:5	3	32L 5	x5		40L 5>	x5		PKG.		D2			E2		1	
SYMBOL	MIN.	NOM. N	/IAX. I	M N. N	OM. N	/IAX.	MIN. I	NOM.	MAX.	MIN.	NOM	. MAX	. MIN.	NOM.	MAX.		CODES	MIN.	NOM.	MAX.	MIN.	NOM	I. MAX.	1	
А	0.70	0.75	0.80	0.70 0	.75 (0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	- 1-	T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	1	
A1	0	0.02	0.05	0 0	.02 (0.05	0 0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	- T-	T1655-3	3.00	3.10	3.20	3.00	3.10	3.20	1	
A2		20 REF	-		REF	<u> </u>		20 RE			.20 RI		_	.20 RE		- T-	T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20		
		0.30				_	_				_		_	_		- 1-	T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	1	
D		5.00														Ē	T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	1	
	_	5.00 5														- F	T2055-5	3.15	3.25	3.35	3.15	3.25	3.35		
e		.80 BS			5 BS(_	_	50 BS).50 B		_	0.40 B	SC.	_ –	T2855-3	3.15	3.25		3.15	3.25		-	
k	0.25	- 0.40 (-	_	0.25	-		0.25	_	-	0.25		-	_ H	T2855-4	2.60	2.70			2.70		_	
 N	0.30	16	.50 (.55 (20	1.00 (_	28	0.00	0.30	32	0.50	0.30	40	0.50		T2855-5	2.60	2.70		2.60	2.70			
ND		4	-		5	-+		7			32 8		+	10	-	- F	T2855-6	3.15	3.25			3.25		-	
NE		4			5	-		7			8		+	10		-	T2855-7	2,60	2,70	2.80	2.60	2,70	2.80	1	
JEDEC		WHHB		W	ннс	-	W	/HHD)-1	V	NHHE	D - 2	<u> </u>			- F	T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	1	
			_										-			- H	T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35		
																Ē	T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	1	
OTES: 1. DIM 2. ALL																	T3255-3 T3255-4 T3255-5 T3255N-1	3.00 3.00 3.00 3.00	3.10 3.10 3.10 3.10	3.20 3.20 3.20 3.20	3.00 3.00 3.00 3.00	3.10 3.10 3.10 3.10	3.20 3.20 3.20 3.20 3.20		
1. DIM	DIME	NSION	S ARE	E IN M	LLIM	ETER	S. AN										T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.20 3.60		
1. DIM 2. ALL 3. N IS A THE COP OPT	DIME THE TERM NFORM	NSION TOTAL	S ARE NUM #1 IDE ESD 9 MUS	E IN MI BER C ENTIFI 5-1 SF F BE L	ER A PP-01 OCA	ETER RMIN ND TE 2. DE FED V	S. AN ALS. ERMIN ETAIL: /ITHII	NAL N .S OF N THE	S ARE NUMB TERM E ZON	E IN C ERIN MINAL	DEGRI IG CO L #1 II DICAT	EES. NVEN DENTI	FIER	ARE			T3255-3 T3255-4 T3255-5 T3255N-1	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20		
1. DIM 2. ALL 3. N IS A THE COP IDE IDE	DIME THE TERM NFORM NFORM NTIFIE	NSION TOTAL WINAL : M TO JI L, BUT ER MAY	S ARE NUM #1 IDE ESD 9 MUS ⁻ / BE E PPLIE	E IN MI BER C ENTIFI 5-1 SF 6 BE L ITHEF S TO I	LLIM F TE PP-01 OCAT R A M	ETER RMIN 2. DE 7ED V OLD (LLIZE	S. AN ALS. ERMIN TAIL: VITHI OR M.	NAL N .S OF N THE ARKE	S ARE NUMB TERN E ZON ED FE	E IN C ERIN MINAL JE INI ATUF	DEGRI IG CO L #1 II DICAT RE.	EES. NVEN DENTI TED. 1	IF I ER THE T	ARE ERMIN	NAL #1		T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.60		
1. DIM 2. ALL 3. N IS A THE COP IDE IDE	DIME THE TERM NFORI TIONAL NTIFIE ENSIO	NSION TOTAL WINAL : M TO JI L, BUT ER MAY ON 6 AF	S ARE NUM #1 IDE ESD 9 MUS ' BE E PLIE 30 mm	E IN M BER C ENTIFI 5-1 SF 7 BE L THEF S TO P FROP	LLIM F TE ER A PP-01 OCAT R A M META META	eter Rmin 2. de 7ed v Old (Llize Rmin/	S. AN ALS. ERMIN TAIL: VITHII OR M. CD TE	NAL N S OF N THE ARKE	S ARE TERM E ZON ED FE IAL AI	E IN C ERIN MINAL JE INI ATUF ND IS	DEGRI IG CO L #1 II DICAT RE. S MEA	EES. NVEN DENTI TED. 1 SURE	IFIER THE T	ARE ERMIN TWEE	NAL #1		T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.60		
1. DIM 2. ALL 3. N IS A THE COP OPT IDE DIM 0.25	DIME THE TETERN NFORM NTIFIE NTIFIE ENSIG	NSION TOTAL MINAL : M TO JI L, BUT ER MAY ON 6 AF AND 0.3	S ARE NUM #1 IDE ESD 9 MUS / BE E PPLIE 30 mm ER T(E IN M BER C ENTIFI 5-1 SF BE L THEF S TO P FROP D THE	LLIM F TE P-01 OCAT COCAT A M META M TEF	ETER RMIN 2. DE FED V OLD (LLIZE RMIN/ BER	S. AN ALS. ERMIN TAIL: VITHII OR M. OR M. OF TE	NAL N S OF N THE ARKE RMIN	S ARE NUMB TERM E ZON ED FE IAL AI	E IN C ERIN MINAL JE INI ATUF ND IS ON E	DEGRI IG CO L #1 II DICAT RE. S MEA EACH	EES. NVEN DENTI TED. 1 SURE	IFIER THE T	ARE ERMIN TWEE	NAL #1		T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.60		
1. DIM 2. ALL 3. N IS 4. THE COP OPT IDE 0.25 6. ND 7. DEF	DIME THE TERM NFORI TIONAL NTIFIE ENSIG 5 mm / AND N POPUL	NSION TOTAL MINAL : M TO JI L, BUT ER MAY ON b AF AND 0.3 IE REF ATION	S ARE NUM #1 IDE ESD 9 MUS 7 BE E PPLIE 30 mm ER T(IS P(E IN MI BER C ENTIFI 5-1 SF 5-1 SF 5-1 SF 5-1 SF 1 ST 1 ST 1 ST 1 ST 1 ST 1 ST 1 ST 1 ST	LLIM F TE PP-01 OCAT A M //ETA // TEF NUM _E IN	ETER RMIN ND TE 2. DE FED V OLD 0 ULLIZE RMIN BER A SY	S. AN ALS. ERMIN TAIL: VITHIN OR M. OR TE AL TIF OF TE	NAL N S OF N THE ARKE RMIN C ERMIN	S ARE TERM E ZON ED FE IAL AI NALS AL FA	E IN C ERIN MINAL JE INI ATUF ND IS ON E SHIO	DEGRI IG CO L #1 II DICAT RE. S MEA EACH	EES. NVEN DENTI TED. 1 SURE D AN	IFIER THE T D BE	ARE ERMIN TWEE IDE RE	NAL #1	IVEL	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.60		
1. DIM 2. ALL 3. N IS 4. THE CON OPTI- IDE 0.25 6. ND 7. DEF 8. COF 9. DRA	DIME THE TERM NFORI TIONAL NTIFIE IENSIO 5 mm <i>F</i> AND N POPUL PLAN <i>P</i>	NSION TOTAL MINAL : M TO JI L, BUT ER MAY ON b AF AND 0.3 NE REF LATION	S ARE NUM #1 IDE ESD S MUS / BE E PPLIE 30 mm ER T(IS P(APPLI	E IN MI BER C ENTIFI 5-1 SF BE L THEF S TO P FROP D THE D SSIB ES TO	LLIM F TE ER A P-01 OCAT OCAT A M IETA A TEF NUM LE IN THE	ETER RMIN 2. DE FED V OLD 0 LLIZE RMIN BER A SY EXPO	S. AN ALS. ERMIN TAIL: VITHII OR M. CO TE AL TIF OF TE MME ⁻ OSED	NAL N S OF N THE ARKE RMIN CRMIN CRMIN CRMIN	S ARE TERN E ZON ED FE IAL AI NALS AL FA T SINI	E IN C ERIN MINAL JE INI ATUF ND IS ON E SHIO K SLU	DEGRI IG CO L #1 II DICAT RE. S MEA EACH DN. UG AS	EES. NVEN DENTI TED. 1 SURE D ANI	IFIER THE T D BE D E SI	ARE ERMIN TWEE IDE RE THE T	NAL #1 N ESPECT ERMINA	IVEL	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.60		
1. DIM 2. ALL 3. N IS 4. THE CON OPTI- IDE 0.25 6. ND 7. DEF 8. COF 9. DRA	DIME THE TERM NFORI TIONAL NTIFIE IENSIC 5 mm / AND N POPUL PLANA AWING 55-3 A	NSION TOTAL MINAL ; M TO JI L, BUT ER MAY ON b AF AND 0.3 NE REF ATION ARITY A CONF S CONF	S ARE NUM #1 IDE ESD S MUS ' BE E PPLIE 30 mm ER T(ER T(IS P(APPLI SORM 855-6.	E IN MI BER C INTIFI 5-1 SF BE L ITHEF S TO P FROM D THE D SSIBI ES TO S TO S	LLIM F TE P-01 OCAT OCAT A M META META META NUM LE IN THE	ETER RMIN 2. DE FED V OLD 0 LLIZE MIN BER A SY EXP(C MO	S. AN ALS. ERMIN TAIL: VITHII OR M. OR TE AL TIF OF TE MME ⁻ OSED 220, E	NAL N S OF N THE ARKE RMIN CRMIN CRMIN CRMIN	S ARE TERN E ZON ED FE IAL AI NALS AL FA T SINI	E IN C ERIN MINAL JE INI ATUF ND IS ON E SHIO K SLU	DEGRI IG CO L #1 II DICAT RE. S MEA EACH DN. UG AS	EES. NVEN DENTI TED. 1 SURE D ANI	IFIER THE T D BE D E SI	ARE ERMIN TWEE IDE RE THE T	NAL #1 N ESPECT ERMINA	IVEL	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40 *	3.10 3.10 3.10 3.50 3.50 *SEE C	3.20 3.20 3.20 3.20 3.60 3.60 0MMO	3.00 3.00 3.00 3.40 3.40 N DIME	3.10 3.10 3.10 3.50 3.50 3.50	 3.20 3.20 3.20 3.20 3.20 3.60 3.60 3.60 3.60 TABLE 		
1. DIM 2. ALL 3. N IS A THE COP OPT IDE 0.25 0	DIME THE TERM NFORM TIONAL NTIFIE IENSIC 5 mm A AND N POPUL PLANA AWING 555-3 A RPAGE	NSION TOTAL MINAL : M TO JI L, BUT ER MAY ON 6 AF AND 0.3 NE REF LATION ARITY A G CONF ND T23 E SHAL	S ARE NUM #1 IDE ESD 9 MUS 7 BE E 20 mm ER TO 1 IS PO 1 IS PO	E IN MI BER C ENTIFI 5-1 SF BE L ITHEF S TO F FROM D THE D SSIB ES TO S TO T EXC	LLIM F TE PP-01 R A M META META META META NUM LE IN THE EED	ETER RMIN 2. DE 2. DE 2. DE 2. DE 2. DE 2. DE 3.	S. AN ALS. ERMIN TAIL: VITHII OR M. CO TE AL TIF OF TE MME ⁻ OSED 220, E	NAL N S OF N THE ARKE RMIN C ERMIN TRIC/ HEA EXCE	S ARE TERM E ZON ED FE IAL AI IAL AI NALS AL FA T SINI	E IN C ERIN MINAL IE INI ATUF ND IS ON E SHIO K SLU KPOS	DEGRI G CO L #1 II DICAT RE. S MEA EACH DN. UG AS SED P.	EES. NVEN DENTI TED. 1 SURE D ANI	IFIER THE T D BE D E SI	ARE ERMIN TWEE IDE RE THE T	NAL #1 N ESPECT ERMINA	IVEL	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40 *	3.10 3.10 3.10 3.50 3.50 *SEE C	3.20 3.20 3.20 3.20 3.60 3.60 0MMO	3.00 3.00 3.00 3.40 3.40 N DIME	3.10 3.10 3.10 3.50 3.50 3.50	 3.20 3.20 3.20 3.20 3.20 3.60 3.60 3.60 3.60 TABLE 		
1. DIM 2. ALL 3. N IS A THE COP OPT IDE DIM 0.25 0.25 ND 7. DEF 8. COP 9. DR/ 128 128 128 128 128 128 128 128	DIME THE TERM TONA TIONA TIONA NTIFIE IENSIC TIONA NTIFIE AND N POPUL PLANA AWING S55-3 A RPAGE RKING	NSION TOTAL MINAL : M TO JI L, BUT ER MAY ON 6 AF AND 0.3 NE REF LATION ARITY A S CONF ND T2: E SHAL I S FOF	S ARE NUM #1 IDE ESD 9 MUS 7 BE E PPLIE 30 mm ER T(1 IS P(1	E IN MI BER C ENTIFI 55-1 SF 1 BE L ITHEF S TO P 1 FROM D THE D SSIBI ES TO S TO S TO S TO S TO S TO S TO	LLIM F TE PP-01 OCAT A M META A TEF NUM LE IN THE EDE ORIE	ETER RMIN ND TE 2. DE FED V OLD 0 OLD 0 EXPC 2. MO 0.10 r ENTA	S. AN ALS. ERMIN TAIL: VITHII OR M. CD TE AL TIF OF TE MME ⁻¹ OSED 2220, E 1100	NGLE: NAL N S OF N THE ARKE CRMIN C ERMIN TRIC/ I HEA EXCE	S ARE TERME ZON E ZON E ZON E ZON E ZON IAL AI NALS AL FA T SINI PT E ERENI	E IN C ERIN MINAL IE INI ATUF ND IS ON E SHIO K SLL KPOS	DEGRI IG CO L #1 II DICAT RE. S MEA EACH IN. UG AS ED P.	EES. NVEN DENTI TED. 1 SURE D ANI	IFIER THE T D BE D E SI	ARE ERMIN TWEE IDE RE THE T	NAL #1 N ESPECT ERMINA	IVEL	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.00 3.40 3.40 *	3.10 3.10 3.10 3.50 3.50 3.50 *SEE C	3.20 3.20 3.20 3.20 3.60 3.60 0 MMO	3.00 3.00 3.00 3.40 3.40 N DIME	3.10 3.10 3.10 3.10 3.50 3.50 3.50 VISIONS	 3.20 3.20 3.20 3.20 3.20 3.60 3.60 3.60 3.60 TABLE 		

Revision History

Pages changed at Rev 1: 1, 10, 11, 12, 14, 16

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 __

is a registered trademark of Maxim Integrated Products, Inc.

_ 17