## MC14553B

## 3-Digit BCD Counter

The MC14553B 3-digit BCD counter consists of 3 negative edge triggered BCD counters that are cascaded synchronously. A quad latch at the output of each counter permits storage of any given count. The information is then time division multiplexed, providing one BCD number or digit at a time. Digit select outputs provide display control. All outputs are TTL compatible.

An on-chip oscillator provides the low-frequency scanning clock which drives the multiplexer output selector.

This device is used in instrumentation counters, clock displays, digital panel meters, and as a building block for general logic applications.

- TTL Compatible Outputs
- On-Chip Oscillator
- Cascadable
- Clock Disable Input
- Pulse Shaping Permits Very Slow Rise Times on Input Clock
- Output Latches
- Master Reset

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}$ | Input Current <br> (DC or Transient) per Pin | $\pm 10$ | mA |
| $\mathrm{I}_{\text {out }}$ | Output Current <br> (DC or Transient) per Pin | +20 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, <br> per Package (Note 2.) | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> (8-Second Soldering) | 260 | ${ }^{\circ} \mathrm{C}$ |

1. Maximum Ratings are those values beyond which damage to the device may occur.
2. Temperature Derating:

Plastic "P and D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open.

## ON Semiconductor

http://onsemi.com


A
= Assembly Location
WL, L = Wafer Lot
YY, $Y=$ Year
WW, W = Work Week

## ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| MC14553BCP | PDIP-16 | 25/Rail |
| MC14553BDW | SOIC-16 | 47/Rail |

## BLOCK DIAGRAM



TRUTH TABLE

| Inputs |  |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: |
| Master Reset | Clock | Disable | LE |  |
| 0 | J | 0 | 0 | No Change |
| 0 | 2 | 0 | 0 | Advance |
| 0 | X | 1 | X | No Change |
| 0 | 1 | ת | 0 | Advance |
| 0 | 1 | 2 | 0 | No Change |
| 0 | 0 | X | X | No Change |
| 0 | X | X | ת | Latched |
| 0 | X | X | 1 | Latched |
| 1 | X | X | 0 | $\mathrm{Q} 0=\mathrm{Q} 1=\mathrm{Q} 2=\mathrm{Q} 3=0$ |

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdc} \end{aligned}$ | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ ${ }^{(3 .)}$ | Max | Min | Max |  |
| Output Voltage <br> "0" Level $V_{\text {in }}=V_{D D} \text { or } 0$ <br> "1" Level $\mathrm{V}_{\mathrm{in}}=0 \text { or } \mathrm{V}_{\mathrm{DD}}$ | V OL | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| Input Voltage $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) \end{aligned}$ <br> "1" Level $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | Vdc |
| Output Drive Current  <br> $\left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right)$ Source - <br> $\left(\mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right)$ Pin 3 <br> $\left(\mathrm{~V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right)$ Source - <br> $\left(\mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right)$ Other <br> $\left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right)$ Outputs <br> $\left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right)$ Sink- <br> $\left(\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{Vdc}\right)$ Pin 3 <br> $\left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right)$ Sink - Other <br> $\left(\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{Vdc}\right)$ Outputs <br> $\left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right)$  <br>   | ${ }^{\text {IOH }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -0.25 \\ -0.62 \\ -1.8 \end{gathered}$ | - | $\begin{aligned} & -0.2 \\ & -0.5 \\ & -1.5 \end{aligned}$ | $\begin{gathered} -0.36 \\ -0.9 \\ -3.5 \end{gathered}$ | - | $\begin{gathered} 0.14 \\ 0.35 \\ 1.1 \end{gathered}$ | - | mAdc |
|  |  | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline-0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - | $\begin{gathered} \hline-0.51 \\ -1.3 \\ -3.4 \end{gathered}$ | $\begin{gathered} \hline-0.88 \\ -2.25 \\ -8.8 \end{gathered}$ | - | $\begin{gathered} \hline-0.36 \\ -0.9 \\ -2.4 \end{gathered}$ | - | mAdc |
|  | loL | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 0.5 \\ & 1.1 \\ & 1.8 \end{aligned}$ | - | $\begin{aligned} & 0.4 \\ & 0.9 \\ & 1.5 \end{aligned}$ | $\begin{gathered} \hline 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{aligned} & \hline 0.28 \\ & 0.65 \\ & 1.20 \end{aligned}$ | - | mAdc |
|  |  | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 6.0 \\ & 18 \end{aligned}$ | - | $\begin{aligned} & \hline 2.5 \\ & 5.0 \\ & 15 \end{aligned}$ | 4.0 8.0 20 | - | $\begin{aligned} & \hline 1.6 \\ & 3.5 \\ & 10 \end{aligned}$ | - | mAdc |
| Input Current | $1{ }_{\text {in }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(\mathrm{V}_{\text {in }}=0\right)$ | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current <br> (Per Package) $\mathrm{MR}=\mathrm{V}_{\mathrm{DD}}$ | IDD | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 0.010 \\ & 0.020 \\ & 0.030 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current (4.) (5.) (Dynamic plus Quiescent, Per Package) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on all outputs, all buffers switching) | ${ }^{\text {T }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(\lambda \\ & \mathrm{I}_{\mathrm{T}}=(\lambda \\ & \mathrm{I}_{\mathrm{T}}=( \end{aligned}$ | $35 \mu \mathrm{~A} / \mathrm{kHz}$ <br> $85 \mu \mathrm{~A} / \mathrm{kHz})$ <br> $50 \mu \mathrm{~A} / \mathrm{kHz})$ | $\begin{aligned} & +I_{\mathrm{DD}} \\ & +\mathrm{I}_{\mathrm{DD}} \\ & +\mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  | $\mu \mathrm{Adc}$ |

3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
4. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
5. To calculate total supply current at loads other than 50 pF :

$$
I_{T}\left(C_{L}\right)=I_{T}(50 \mathrm{pF})+\left(C_{L}-50\right) \text { Vfk }
$$

where: $\mathrm{I}_{\mathrm{T}}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ in volts, f in kHz is input frequency, and $\mathrm{k}=0.004$.

SWITCHING CHARACTERISTICS ${ }^{(6 .)}\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Characteristic | Figure | Symbol | $\mathrm{V}_{\mathrm{DD}}$ | Min | Typ ${ }^{(7 .)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Rise and Fall Time $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(1.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+25 \mathrm{~ns} \\ & \mathrm{t}_{T L H}, \mathrm{t}_{\mathrm{THL}}=(0.75 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+12.5 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(0.55 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+9.5 \mathrm{~ns} \end{aligned}$ | 2a | $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}}, \\ & \mathrm{t}_{\mathrm{TH}} \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 100 \\ 50 \\ 40 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \\ & 80 \end{aligned}$ | ns |
| Clock to BCD Out | 2a | $t_{\text {PLH }}$, <br> tphL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 900 \\ & 500 \\ & 200 \end{aligned}$ | $\begin{gathered} 1800 \\ 1000 \\ 400 \end{gathered}$ | ns |
| Clock to Overflow | 2a | $t_{\text {PHL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 600 \\ & 400 \\ & 200 \end{aligned}$ | $\begin{aligned} & \hline 1200 \\ & 800 \\ & 400 \end{aligned}$ | ns |
| Reset to BCD Out | 2 b | $\mathrm{t}_{\text {PHL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 900 \\ & 500 \\ & 300 \end{aligned}$ | $\begin{gathered} \hline 1800 \\ 1000 \\ 600 \end{gathered}$ | ns |
| Clock to Latch Enable Setup Time Master Reset to Latch Enable Setup Time | 2 b | $\mathrm{t}_{\text {su }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 600 \\ & 400 \\ & 200 \end{aligned}$ | $\begin{aligned} & 300 \\ & 200 \\ & 100 \end{aligned}$ | - | ns |
| Removal Time Latch Enable to Clock | 2 b | $\mathrm{t}_{\text {rem }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -80 \\ -10 \\ 0 \end{gathered}$ | $\begin{aligned} & \hline-200 \\ & -70 \\ & -50 \end{aligned}$ | - | ns |
| Clock Pulse Width | 2a | ${ }^{\text {w }} \mathrm{WH}(\mathrm{cl})$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 550 \\ & 200 \\ & 150 \end{aligned}$ | $\begin{gathered} 275 \\ 100 \\ 75 \end{gathered}$ | - | ns |
| Reset Pulse Width | 2 b | ${ }^{\text {twh(R) }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 1200 \\ & 600 \\ & 450 \end{aligned}$ | $\begin{aligned} & 600 \\ & 300 \\ & 225 \end{aligned}$ | - | ns |
| Reset Removal Time | - | trem | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -80 \\ 0 \\ 20 \end{gathered}$ | $\begin{aligned} & -180 \\ & -50 \\ & -30 \end{aligned}$ | - | ns |
| Input Clock Frequency | 2a | $\mathrm{f}_{\mathrm{cl}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 5.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 2.5 \\ & 3.5 \end{aligned}$ | MHz |
| Input Clock Rise Time | 2 b | ${ }_{\text {t }}^{\text {TLH }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | No Limit |  | ns |
| Disable, MR, Latch Enable Rise and Fall Times | - | $\begin{gathered} \mathrm{t}_{\mathrm{T} L \mathrm{~L}}, \\ \mathrm{t}_{\mathrm{TH}} \mathrm{~L} \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | - | $\begin{aligned} & 15 \\ & 5.0 \\ & 4.0 \end{aligned}$ | $\mu \mathrm{s}$ |
| Scan Oscillator Frequency (C1 measured in $\mu \mathrm{F}$ ) | 1 | $\mathrm{f}_{\text {osc }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \hline 1.5 / \mathrm{C} 1 \\ & 4.2 / \mathrm{C} 1 \\ & 7.0 / \mathrm{C} 1 \end{aligned}$ | - | Hz |

6. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


Figure 1. 3-Digit Counter Timing Diagram (Reference Figure 3)


## OPERATING CHARACTERISTICS

The MC14553B three-digit counter, shown in Figure 3, consists of three negative edge-triggered BCD counters which are cascaded in a synchronous fashion. A quad latch at the output of each of the three BCD counters permits storage of any given count. The three sets of BCD outputs (active high), after going through the latches, are time division multiplexed, providing one BCD number or digit at a time. Digit select outputs (active low) are provided for display control. All outputs are TTL compatible.

An on-chip oscillator provides the low frequency scanning clock which drives the multiplexer output selector. The frequency of the oscillator can be controlled externally by a capacitor between pins 3 and 4, or it can be overridden and driven with an external clock at pin 4. Multiple devices can be cascaded using the overflow output, which provides one pulse for every 1000 counts.

The Master Reset input, when taken high, initializes the three BCD counters and the multiplexer scanning circuit. While Master Reset is high the digit scanner is set to digit one; but all three digit select outputs are disabled to prolong display life, and the scan oscillator is inhibited. The Disable input, when high, prevents the input clock from reaching the counters, while still retaining the last count. A pulse shaping circuit at the clock input permits the counters to continue operating on input pulses with very slow rise times. Information present in the counters when the latch input goes high, will be stored in the latches and will be retained while the latch input is high, independent of other inputs. Information can be recovered from the latches after the counters have been reset if Latch Enable remains high during the entire reset cycle.

(ACTIVE HIGH)
Figure 3. Expanded Block Diagram


## PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS



MC14553B

## Notes

MC14553B

## Notes

$$
\begin{aligned}
& \text { ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes } \\
& \text { without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular } \\
& \text { purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, } \\
& \text { including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or } \\
& \text { specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be } \\
& \text { validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. } \\
& \text { SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications } \\
& \text { intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or } \\
& \text { death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold } \\
& \text { SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable } \\
& \text { attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim } \\
& \text { alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. }
\end{aligned}
$$

## PUBLICATION ORDERING INFORMATION

## NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support
German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com
EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, UK

## CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com
ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support
Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong \& Singapore: 001-800-4422-3781
Email: ONlit-asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2745
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.

