ISL3179E



August 16, 2007

FN6365.1

±15kV ESD Protected, +125°C, 40Mbps, 3.3V, Full Fail-Safe, RS-485/RS-422 Transceivers

intersil

Intersil's ISL3179E is a \pm 15kV IEC61000 ESD Protected, 3.3V powered, single transceiver that meets both the RS-485 and RS-422 standards for balanced communication. This device has low bus currents (+220µA/-150µA), so it presents a "1/5 unit load" to the RS-485 bus. This allows up to 160 transceivers on the network without violating the RS-485 specification's 32 unit load maximum, and without using repeaters.

Receiver (Rx) inputs feature a "Full Fail-Safe" design, which ensures a logic high Rx output if Rx inputs are floating, shorted, or terminated but undriven.

Hot Plug circuitry ensures that the Tx and Rx outputs remain in a high impedance state while the power supply stabilizes.

Ordering Information

PART NUMBER (Notes 1, 2)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL3179EFBZ	3179 EFBZ	-40 to +125	8 Ld SOIC	M8.15
ISL3179EFUZ	179FZ	-40 to +125	8 Ld MSOP	M8.118
ISL3179EFRZ	79FZ	-40 to +125	10 Ld DFN	L10.3x3C
ISL3179EIBZ	3179 EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3179EIUZ	179IZ	-40 to +85	8 Ld MSOP	M8.118
ISL3179EIRZ	79IZ	-40 to +85	10 Ld DFN	L10.3x3C

NOTES:

- 1. Add "-T" suffix for tape and reel.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pbfree soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Pinouts



Features

- IEC61000 ESD Protection on RS-485 I/O Pins ... ±16.5kV
 Class 3 HBM ESD Level on all Other Pins>9kV
- Specified for +125°C Operation
- High Data Rates..... up to 40Mbps
- 5V Tolerant Logic Inputs
- 1/5 Unit Load Allows up to 160 Devices on the Bus
- Full Fail-Safe (Open, Shorted, Terminated/Undriven) Receiver
- Hot Plug Tx and Rx Outputs Remain Three-State During
 Power-Up
- Low Current Shutdown Mode..... 1μA (Max)
- -7V to +12V Common Mode Input Voltage Range
- Three-State Rx and Tx Outputs
- 16/16.5ns (Max) Tx/Rx Propagation Delays; 1.5ns (Max) Skew
- Operates from a Single +3.3V Supply (10% Tolerance)
- Current Limiting and Thermal Shutdown for driver Overload Protection
- Pb-Free Plus (RoHS Compliant)

Applications

- Motor Controller/Position Encoder Systems
- Factory Automation
- Field Bus Networks
- Security Networks
- Building Environmental Control Systems
- Industrial/Process Control Networks



Truth Table

TRANSMITTING						
	INPUTS	OUTI	PUTS			
RE	DE	DI	B/Z	A/Y		
Х	1	1	0	1		
Х	1	0	1	0		
0	0	Х	High-Z	High-Z		
1	0	Х	High-Z*	High-Z*		

NOTE: *Shutdown Mode

Truth Table

RECEIVING							
INPUTS OUTPUT							
RE	DE	A-B	RO				
0	0	≥ -0.05V	1				
0	0	\leq -0.2V	0				
0	0	Inputs Open/Shorted	1				
1	1	Х	High-Z				
1	0	Х	High-Z*				

NOTE: *Shutdown Mode

Pin Descriptions

PIN	FUNCTION
RO	Receiver output: If $A-B \ge -50$ mV, RO is high; If $A-B \le -200$ mV, RO is low; RO = High if A and B are unconnected (floating) or shorted, or connected to a terminated bus that is undriven.
RE	Receiver output enable. RO is enabled when \overline{RE} is low; RO is high impedance when \overline{RE} is high. If the Rx enable function isn't required, connect \overline{RE} directly to GND.
DE	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high, and they are high impedance when DE is low. If the Tx enable function isn't required, connect DE to V_{CC} through a 1k Ω or greater resistor.
DI	Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
GND	Ground connection.
A/Y	\pm 16.5kV IEC61000 ESD Protected RS-485/422 level, non-inverting receiver input and non-inverting driver output. Pin is an input (A) if DE = 0; pin is an output (Y) if DE = 1.
B/Z	\pm 16.5kV IEC61000 ESD Protected RS-485/422 level, inverting receiver input and inverting driver output. Pin is an input (B) if DE = 0; pin is an output (Z) if DE = 1.
V _{CC}	System power supply input (3.0V to 3.6V).
NC	No Connection.

Typical Operating Circuit



Absolute Maximum Ratings

V _{CC} to Ground
DI, DE, RE
Input/Output Voltages
A/Y, B/Z9V to +13V
RO0.3V to (V _{CC} +0.3V)
Short Circuit Duration
Y, Z Continuous
ESD Rating See Specification Table

Operating Conditions

Temperature Range	
ISL3179EF	40°C to +125°C
ISL3179EI	

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JA} (°C/W)
8 Ld SOIC Package	160
8 Ld MSOP Package	137
10 Ld DFN Package	46
Maximum Junction Temperature (Plastic Package)	+150°C
Maximum Storage Temperature Range	C to +150°C
Pb-free reflow profilese	e link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity (with direct attach for DFN) test board in free air. See Tech Brief TB379 for details.

Electrical Specifications	ctrical Specifications Test Conditions: $V_{CC} = 3.0V$ to 3.6V; Unless Otherwise Specified. Typicals are at $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, (Note 4)							5°C,
PARAMETER	SYMBOL	TEST CON	DITIONS	TEMP (°C)	MIN (Note 14)	ТҮР	MAX (Note 14)	UNITS
DC CHARACTERISTICS								
Driver Differential VOUT	V _{OD}	R _L = 100Ω (RS-422) (Fig	gure 1A), (Note 13)	Full	2	2.3	-	V
		R _L = 54Ω (RS-485) (Figu	ure 1A)	Full	1.5	2.1	V _{CC}	V
		No Load		Full	-	-	V _{CC}	
		R _L = 60Ω, -7V ≤V _{CM} ≤12 (Note 13)	2V (Figure 1B),	Full	1.5	2	-	V
Change in Magnitude of Driver Differential V _{OUT} for Complementary Output States	ΔV _{OD}	$R_L = 54\Omega$ or 100Ω (Figure 1A)		Full	-	0.01	0.2	V
Driver Common-Mode V _{OUT}	V _{OC}	$R_L = 54\Omega$ or 100Ω (Figure 1A)		Full	-	2	2.5	V
Change in Magnitude of Driver Common-Mode V _{OUT} for Complementary Output States	ΔV _{OC}	$R_L = 54\Omega$ or 100Ω (Figure 1A)		Full	-	0.02	0.2	V
Logic Input High Voltage	VIH	DI, DE, RE		Full	2	-	-	V
Logic Input Low Voltage	VIL	DI, DE, RE		Full	-	-	0.8	V
Logic Input Current	I _{IN1}	$DI = DE = \overline{RE} = 0V \text{ or } V_C$	c	Full	-2	-	2	μΑ
Input Current (A/Y, B/Z)	I _{IN2}	$DE = 0V, V_{CC} = 0V \text{ or}$	V _{IN} = 12V	Full	-	-	220	μΑ
		3.6V	V _{IN} = -7V	Full	-160	-	-	μΑ
Driver Short-Circuit Current, $V_O =$ High or Low	I _{OSD1}	$DE = V_{CC}, -7V \leq V_{Y} \text{ or } V_{Y}$	_Z ≤12V (Note 6)	Full	-	-	±250	mA
Receiver Differential Threshold Voltage	V _{TH}	$-7V \le V_{CM} \le 12V$		Full	-200	-	-50	mV
Receiver Input Hysteresis	ΔV_{TH}	$V_{CM} = 0V$		25	-	28	-	mV
Receiver Output High Voltage	V _{OH}	$I_{O} = -12mA, V_{ID} = -50mV$	/	Full	V _{CC} - 0.5	-	-	V
Receiver Output Low Voltage	V _{OL}	$I_{O} = +10mA, V_{ID} = -200r$	mV	Full	-	-	0.4	V
Receiver Output Low Current	I _{OL}	$V_{OL} = 1V, V_{ID} = -200mV$		Full	25	-	-	mA

Electrical Specifications Test Conditions: $V_{CC} = 3.0V$ to 3.6V; Unless Otherwise Specified. Typicals are at $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, (Note 4) (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 14)	ТҮР	MAX (Note 14)	UNITS
Three-State (high impedance) Receiver Output Current	I _{OZR}	$0.4V \le V_O \le 2.4V$	Full	-1	0.015	1	μΑ
Receiver Input Resistance	R _{IN}	$-7V \le V_{CM} \le 12V$	Full	54	80	-	kΩ
Receiver Short-Circuit Current	I _{OSR}	$0V \le V_O \le V_{CC}$	Full	±20	-	±110	mA
SUPPLY CURRENT	1		I	1	1		
No-Load Supply Current (Note 5)	ICC	$DI = DE = 0V \text{ or } V_{CC}$	Full	-	2.6	4	mA
Shutdown Supply Current	I _{SHDN}	$DE = 0V, \overline{RE} = V_{CC}, DI = 0V \text{ or } V_{CC}$	Full	-	0.05	1	μΑ
ESD PERFORMANCE							
RS-485 Pins (A/Y, B/Z)		IEC61000-4-2, Air-Gap Discharge Method	25	-	±16.5	-	kV
		IEC61000-4-2, Contact Discharge Method	25	-	±9	-	kV
		Human Body Model, From Bus Pins to GND	25	-	±16.5	-	kV
All Pins		HBM, per MIL-STD-883 Method 3015	25	-	>±9	-	kV
		Machine Model	25	-	>±400	-	V
DRIVER SWITCHING CHARACTE	RISTICS		L		L		
Maximum Data Rate	f _{MAX}	$V_{OD} \ge \pm 1.5$ V, $R_D = 54\Omega$, $C_L = 100$ pF (Figure 4)	-40 to 85	40	60	-	Mbps
			125	16	32	-	Mbps
Driver Differential Output Delay	t _{DD}	$R_D = 54\Omega$, $C_D = 50pF$ (Figure 2)	Full	-	11	16	ns
Prop Delay Part-to-Part Skew	t _{SKP-P}	$R_D = 54\Omega$, $C_D = 50pF$ (Figure 2), (Note 12)	Full	-	-	4	ns
Driver Differential Output Skew	t _{SKEW}	$R_D = 54\Omega$, $C_D = 50pF$ (Figure 2)	Full	-	0	1.5	ns
Driver Differential Rise or Fall Time	t _R , t _F	$R_D = 54\Omega$, $C_D = 50pF$ (Figure 2)	Full	-	4	7	ns
Driver Enable to Output High	^t ZH	$R_L = 110\Omega$, $C_L = 50pF$, SW = GND (Figure 3), (Note 7)	Full	-	18	25	ns
Driver Enable to Output Low	t _{ZL}	R_L = 110Ω, C_L = 50pF, SW = V _{CC} (Figure 3), (Note 7)	Full	-	16	25	ns
Driver Disable from Output High	t _{HZ}	$R_L = 110\Omega$, $C_L = 50$ pF, SW = GND (Figure 3),	Full	-	15	25	ns
Driver Disable from Output Low	t _{LZ}	$R_L = 110\Omega$, $C_L = 50$ pF, SW = V _{CC} (Figure 3),	Full	-	18	25	ns
Time to Shutdown	t _{SHDN}	(Note 9)	Full	60	-	600	ns
Driver Enable from Shutdown to Output High	^t ZH(SHDN)	R_L = 110Ω, C_L = 50pF, SW = GND (Figure 3), (Notes 9, 10)	Full	-	-	1000	ns
Driver Enable from Shutdown to Output Low	^t ZL(SHDN)	$R_L = 110\Omega$, $C_L = 50$ pF, SW = V _{CC} (Figure 3), (Notes 9, 10)	Full	-	-	1000	ns
RECEIVER SWITCHING CHARAC	TERISTICS						
Maximum Data Rate	f _{MAX}	$V_{ID} = \pm 1.5 V$	Full	40	60	-	Mbps
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(Figure 5)	Full	-	10	16.5	ns
Prop Delay Part-to-Part Skew	t _{SKP-P}	(Figure 5), (Note 12)	Full	-	-	4	ns
Receiver Skew t _{PLH} - t _{PHL}	t _{SKD}	(Figure 5)	Full	-	0	1.5	ns
Receiver Enable to Output High	^t ZH	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GND (Figure 6), (Note 8)	Full	-	10	15	ns
Receiver Enable to Output Low	t _{ZL}	$R_L = 1$ kΩ, $C_L = 15$ pF, SW = V _{CC} (Figure 6), (Note 8)	Full	-	11	15	ns
Receiver Disable from Output High	t _{HZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 6)	Full	-	10	15	ns
Receiver Disable from Output Low	t _{LZ}	$R_L = 1k\Omega$, $C_L = 15pF$, SW = V _{CC} (Figure 6)	Full	-	10	15	ns

Electrical Specifications Test Conditions: $V_{CC} = 3.0V$ to 3.6V; Unless Otherwise Specified. Typicals are at $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, (Note 4) (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 14)	ТҮР	MAX (Note 14)	UNITS
Time to Shutdown	^t SHDN	(Note 9)	Full	60	-	600	ns
Receiver Enable from Shutdown to Output High	^t ZH(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GND (Figure 6), (Notes 9, 11)	Full	-	-	1000	ns
Receiver Enable from Shutdown to Output Low	^t ZL(SHDN)	$R_L = 1k\Omega$, $C_L = 15$ pF, SW = V _{CC} (Figure 6), (Notes 9, 11)	Full	-	-	1000	ns

NOTES:

- 4. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 5. Supply current specification is valid for loaded drivers when DE = 0V.
- 6. Applies to peak current. See "Typical Performance Curves" on page 10 for more information.
- 7. Because of the shutdown feature, keep $\overline{RE} = 0$ to prevent the device from entering SHDN.
- 8. Because of the shutdown feature, the RE signal high time must be short enough (typically <100ns) to prevent the device from entering SHDN.
- These IC's are put into shutdown by bringing RE high and DE low. If the inputs are in this state for less than 60ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 700ns, the parts are guaranteed to have entered shutdown. See "Low Power Shutdown Mode" on page 9.
- 10. Keep \overline{RE} = VCC, and set the DE signal low time >700ns to ensure that the device enters SHDN.
- 11. Set the $\overline{\text{RE}}$ signal high time >700ns to ensure that the device enters SHDN.
- 12. This is the part-to-part skew between any two units tested with identical test conditions (Temperature, V_{CC}, etc.).
- 13. $V_{CC} = 3.3V \pm 5\%$
- 14. Parts are 100% tested at +25°C. Over temperature limits established by characterization and are not production tested.

Test Circuits and Waveforms







FIGURE 1B. VOD WITH COMMON MODE LOAD

FIGURE 1. DC DRIVER TEST CIRCUITS











0 **FIGURE 6A. TEST CIRCUIT**

-1.5V

Vcc





Application Information

t_{ZL(SHDN)} (Note 11)

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any mix of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 spec requires that drivers must handle bus contention without sustaining any damage.

Another important advantage of RS-485 is the extended common mode range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000' (~1200m), so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

7

Receiver (Rx) Features

This transceiver utilizes a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is ±200mV, as required by the RS-422 and RS-485 specifications. Receiver inputs function with common mode voltages as great as +9/-7V outside the power supplies (i.e., +12V and -7V), making them ideal for long networks, or industrial environments, where induced voltages are a realistic concern.

OUTPUT LOW

The receiver input resistance of $50k\Omega$ surpasses the RS-422 spec of $4k\Omega$, and is five times the RS-485 "Unit Load" (UL) requirement of $12k\Omega$ minimum. Thus, the ISL3179E is known as a "one-fifth UL" transceiver, and there can be up to 160 devices on the RS-485 bus while still complying with the RS-485 loading spec.

The receiver is a "Full Fail-Safe" version that guarantees a high level receiver output if the receiver inputs are unconnected (floating), shorted together, or connected to a terminated bus with all the transmitters disabled (terminated/undriven).

Rx outputs deliver large low state currents (typically 28mA at V_{OL} = 1V) to ease the design of optically coupled isolated networks.

Receivers easily meet the 40Mbps data rate supported by the driver, and the receiver output is tri-statable via the active low $\overline{\text{RE}}$ input.

Driver (Tx) Features

The RS-485/RS-422 driver is a differential output device that delivers at least 1.5V across a 54 Ω load (RS-485), and at least 2V across a 100 Ω load (RS-422). The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI.

Outputs of the drivers are not slew rate limited, so faster output transition times allow data rates of at least 40Mbps. Driver outputs are tri-statable via the active high DE input.

For parallel applications, bit-to-bit skews between any two ISL3179E transmitter and receiver pairs are guaranteed to be no worse than 8ns (4ns max for any two Tx, 4ns max for any two Rx).

ESD Protection

All pins on the ISL3179E include class 3 (>9kV) Human Body Model (HBM) ESD protection structures, but the RS-485 pins (driver outputs and receiver inputs) incorporate advanced structures allowing them to survive ESD events in excess of ± 16.5 kV HBM and ± 16.5 kV IEC61000-4-2. The RS-485 pins are particularly vulnerable to ESD strikes because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up, and without degrading the RS-485 common mode range of -7V to +12V. This built-in ESD protection eliminates the need for board level protection structures (e.g., transient suppression diodes), and the associated, undesirable capacitive load they present.

IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the RS-485 pins in this case), and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The IEC61000 standard's lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-485 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the RS-485 port.

AIR-GAP DISCHARGE TEST METHOD

For this test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is more difficult to obtain repeatable results. The ISL3179E RS-485 pins withstand ± 16.5 kV air-gap discharges.

CONTACT DISCHARGE TEST METHOD

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than \pm 9kV. The RS-485 pins of the ISL3179E survive \pm 9kV contact discharges.

Hot Plug Function

When a piece of equipment powers up, there is a period of time where the processor or ASIC driving the RS-485 control lines (DE, \overline{RE}) is unable to ensure that the RS-485 Tx and Rx outputs are kept disabled. If the equipment is connected to the bus, a driver activating prematurely during power up may crash the bus. To avoid this scenario, the ISL3179E incorporates a "Hot Plug" function. Circuitry monitoring V_{CC} ensures that, during power up and power down, the Tx and Rx outputs remain disabled, regardless of the state of DE and \overline{RE} , if V_{CC} is less than ~2.4V. This gives the processor/ASIC a chance to stabilize and drive the RS-485 control lines to the proper states.





Data Rate, Cables, and Terminations

RS-485/422 are intended for network lengths up to 4000', but the maximum system data rate decreases as the transmission length increases. Devices operating at 40Mbps are limited to lengths less than 100'.

Twisted pair is the cable of choice for RS-485/RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receiver in this IC.

Proper termination is imperative to minimize reflections. In point-to-point, or point-to-multipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically 120Ω) at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi-driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as short as possible.

The ISL3179E may also be used at slower data rates over longer cables, but there are some limitations. The Rx is optimized for high speed operation, so its output may glitch if the Rx input differential transition times are too slow. Keeping the transition times below 500ns, which equates to the Tx driving a 1000' (305m) CAT 5 cable, yields excellent performance over the full operating temperature range.

Built-In Driver Overload Protection

As stated previously, the RS-485 spec requires that drivers survive worst case bus contentions undamaged. These transmitters meet this requirement via driver output short circuit current limits, and on-chip thermal shutdown circuitry.

The driver output stages incorporate short circuit current limiting circuitry which ensures that the output current never exceeds the RS-485 spec, even at the common mode voltage range extremes. In the event of a major short circuit condition, the device also includes a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically reenable after the die temperature drops about +15°C. If the contention persists, the thermal shutdown/reenable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown.

Low Power Shutdown Mode

This BiCMOS transceiver uses a fraction of the power required by their bipolar counterparts, but it also includes a shutdown feature that reduces the already low quiescent I_{CC} to a 50nA trickle. It enters shutdown whenever the receiver and driver are *simultaneously* disabled ($\overline{RE} = V_{CC}$ and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 60ns guarantees that the transceiver will not enter shutdown.

Note that receiver and driver enable times increase when the transceiver enables from shutdown. Refer to Notes 7, 8, 9, 10 and 11, at the end of the "Electrical Specification" table on page 5, for more information.











10



FIGURE 9. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE





Typical Performance Curves V_{CC} = 3.3V, T_A = +25°C; Unless Otherwise Specified (Continued)









Die Characteristics

SUBSTRATE AND DFN THERMAL PAD POTENTIAL (POWERED UP):

GND

-3.0

TRANSISTOR COUNT:

768

PROCESS:

Si Gate BiCMOS



Mini Small Outline Plastic Packages (MSOP)

NOTES:

- 1. These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. <u>-H-</u> Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (0.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

M8.118 (JEDEC MO-187AA)

8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.010	0.014	0.25	0.36	9
С	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.026 BSC		0.65	BSC	-
E	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037	0.037 REF		REF	-
Ν	8	8		8	7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
0	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-
α	0 ⁰	6 ⁰	0 ⁰	6 ⁰	-

Dual Flat No-Lead Plastic Package (DFN)



FOR ODD TERMINAL/SIDE

L10.3x3C

10 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE

	Ν			
SYMBOL	MIN NOMINAL MAX		NOTES	
А	0.85	0.90	0.95	-
A1	-	-	0.05	-
A3		0.20 REF		-
b	0.20	0.25	0.30	5, 8
D		-		
D2	2.33 2.38 2.43		2.43	7, 8
E		-		
E2	1.59 1.64 1.69			7, 8
е		0.50 BSC		
k	0.20	-	-	-
L	0.35	0.40	0.45	8
N	10			2
Nd		5		3

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd refers to the number of terminals on D.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- COMPLIANT TO JEDEC MO-229-WEED-3 except for dimensions E2 & D2.

Rev. 1 4/06

Small Outline Plastic Packages (SOIC)



NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050 BSC		1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
Ν	8		8		7
α	0°	8°	0°	8°	-

Rev. 1 6/05

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

