

Data Sheet

June 28, 2006

```
FN6311.0
```

Low Noise, Low Power, SPI[®] Bus, 128 Taps, Wiper Only

The ISL22419 integrates a single digitally controlled potentiometer (DCP) and non-volatile memory on a monolithic CMOS integrated circuit.

The digitally controlled potentiometer is implemented with a combination of resistor elements and CMOS switches. The position of the wiper is controlled by the user through the SPI serial interface. The potentiometer has an associated volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR) that can be directly written to and read by the user. The contents of the WR controls the position of the wiper. At power-up the device recalls the content of the DCP's IVR to the WR.


The DCP can be used as a voltage divider in a wide variety of applications including control, parameter adjustments, AC measurement and signal processing.

Features

- 128 resistor taps
- SPI serial interface
- Non-volatile storage of wiper position
- Wiper resistance: 70Ω typical @ 3.3V
- Shutdown mode
- Shutdown current 5µA max
- Power supply: 2.7V to 5.5V
- 50kΩ or 10kΩ total resistance
- High reliability
 - Endurance: 1,000,000 data changes per bit per register
 - Register data retention: 50 years @ T \leq 55 °C
- 8 Lead MSOP
- Pb-free plus anneal product (RoHS compliant)

Pinout





Ordering Information


PART NUMBER	PART MARKING	RESISTANCE OPTION (kΩ)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL22419UFU8Z (Notes 1, 2)	419UZ	50	-40 to +125	8 Ld MSOP (Pb-Free)	M8.118
ISL22419WFU8Z (Notes 1, 2)	419WZ	10	-40 to +125	8 Ld MSOP (Pb-Free)	M8.118

NOTES:

 Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

2. Add "-TK" suffix for 1,000 Tape and Reel option

Block Diagram



Pin Descriptions

MSOP PIN	SYMBOL	DESCRIPTION
1	SCK	SPI interface clock input
2	SDO	Open Drain Data Output of the SPI serial interface
3	SDI	Data Input of the SPI serial interface
4	CS	Chip Select active low input
5	GND	Device ground pin
6	SHDN	Shutdown active low input
7	RW	"Wper" terminal of DCP
8	V _{CC}	Power supply pin

Absolute Maximum Ratings

Storage Temperature
with Respect to GND
V _{CC} 0.3V to +6V
Voltage at any DCP pin with Respect to GND0.3V to V _{CC}
Lead Temperature (Soldering, 10s)
I _W (10s)
Latchup (Note 4) Class II, Level B @+125°C
ESD (HBM)5kV
(CDM)1kV

Thermal Information

Thermal Resistance (Typical, Note 3)	θ _{JA} (°C/W)
8 Lead MSOP	130
Maximum Junction Temperature (Plastic Package)	150°C

Recommended Operating Conditions

Ambient Temperature	-40°C to 125°C
V _{CC} Voltage for DCP Operation	2.7V to 5.5V
Wiper Current	3mA to 3mA
Power Rating	5mW

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 4. Jedec Class II pulse conditions and failure criterion used. Level B exceptions are: using a max positive pulse of 6.5V on the SHDN pin, and using a max negative pulse of -1V for all pins.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	МАХ	UNIT
R _{TOTAL}	End-to-End Resistance	W option		10		kΩ
		U option		50		kΩ
	End-to-End Resistance Tolerance		-20		+20	%
	End-to-End Temperature Coefficient	W option		±50		ppm/°C (Note 14)
		U option		±80		ppm/°C (Note 14)
R _W (Note 14)	Wiper Resistance	$V_{CC} = 3.3V @ 25^{\circ}C,$ wiper current = V_{CC}/R_{TOTAL}		70		Ω
C _W (Note 14)	Wiper Capacitance			25		pF
I _{LkgRW}	Leakage on RW Pin	Voltage at pin from GND to V_{CC}		2	4	μA
OLTAGE DIV	IDER MODE (measured at R _W , unload	ded)				-
INL (Note 10)	Integral Non-linearity		-1		1	LSB (Note 6)
DNL (Note 9)	Differential Non-linearity	Monotonic over all tap positions	-0.5		0.5	LSB (Note 6)
ZSerror	Zero-scale Error	W option	0	1	5	LSB
(Note 7)		U option		0.5	2	(Note 6)
FSerror	Full-scale Error	W option	-5	-1	0	LSB
(Note 8)		U option	-2	-1	0	(Note 6)
TC _V Notes 11, 14)	Ratiometric Temperature Coefficient	DCP register set to 40 hex		±4		ppm/°C

Analog Specifications Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	МАХ	UNIT
I _{CC1}	V _{CC} Supply Current (volatile write/read)	10k DCP, f _{SPI} = 5MHz; (for SPI active, read and write states)			1	mA
	V _{CC} Supply Current (volatile write/read)	50k DCP, f _{SPI} = 5MHz; (for SPI active, read and write states)			0.5	mA
I _{CC2}	V _{CC} Supply Current (non-volatile write/read)	10k DCP, f _{SPI} = 5MHz; (for SPI active, read and write states)			3.2	mA
	V _{CC} Supply Current (non-volatile write/read)	50k DCP, f _{SPI} = 5MHz; (for SPI active, read and write states)			2.7	mA
I _{SB}	V _{CC} Current (standby)	V _{CC} = +5.5V, 10k DCP, SPI interface in standby state			850	μA
		V _{CC} = +5.5V, 50k DCP, SPI interface in standby state			160	μA
		V _{CC} = +3.6V, 10k DCP, SPI interface in standby state			550	μA
		V _{CC} = +3.6V, 50k DCP, SPI interface in standby state			100	μA
I _{SD}	V _{CC} Current (shutdown)	V_{CC} = +5.5V @ +85°C, SPI interface in standby state			3	μA
		V_{CC} = +5.5V@ +125°C, SPI interface in standby state			5	μA
		V _{CC} = +3.6V @ +85°C, SPI interface in standby state			2	μA
		V_{CC} = +3.6V @ +125°C, SPI interface in standby state			4	μA
l _{LkgDig}	Leakage Current, at Pins \overline{SHDN} , SCK, SDI, SDO and \overline{CS}	Voltage at pin from GND to V_{CC}	-1		1	μA
^t WRT (Note 14)	Wiper Response Time	Wiper Response Time after SPI write to WR register		1.5		μs
t _{ShdnRec} (Note 14)	DCP Recall Time from Shutdown Mode	From rising edge of SHDN signal to wiper stored position and RH connection		1.5		μs
		SCK rising edge of last bit of ACR data byte to wiper stored position and RH connection		1.5		μs
Vpor	Power-on Recall Voltage	Minimum V_{CC} at which memory recall occurs	2.0		2.6	V
V _{CC} Ramp	V _{CC} Ramp Rate		0.2			V/ms
t _D	Power-up Delay	V _{CC} above Vpor, to DCP Initial Value Register recall completed, and SPI Interface in standby state			3	ms
EPROM SP	ECIFICATION					
	EEPROM Endurance		1,000,000			Cycles
	EEPROM Retention	Temperature T ≤ 55 °C	50			Years
t _{WC} (Note 12)	Non-volatile Write Cycle Time	From rising edge of CS		12	20	ms
	ERFACE SPECIFICATIONS					
V_{IL}	SHDN, SCK, SDI, and CS Input Buffer LOW Voltage		-0.3		0.3*V _{CC}	V
VIH	SHDN, SCK, SDI, and CS Input Buffer HIGH Voltage		0.7*V _{CC}		V _{CC} +0.3	V

Operating Specifications Over the recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	МАХ	UNIT
Hysteresis	SHDN, SCK, SDI, and CS Input Buffer Hysteresis		0.05* V _{CC}			V
V _{OL}	SDO Output Buffer LOW Voltage	I _{OL} = 4mA	0		0.4	V
R _{pu} (Note 13)	SDO Pull-up Resistor Off-chip	Maximum is determined by t_{RO} and t_{FO} with maximum bus load Cbus = 30pF, f_{SCK} = 5MHz			2	kΩ
Cpin (Note 14)	SHDN, SCK, SDI, SDO and CS Pin Capacitance				10	pF
^f SCK	SPI Frequency				5	MHz
tCYC	SPI Clock Cycle Time		200			ns
t _{WH}	SPI Clock High Time		100			ns
t _{WL}	SPI Clock Low Time		100			ns
^t LEAD	Lead Time		250			ns
^t LAG	Lag Time		250			ns
ts∪	SDI, SCK and $\overline{\text{CS}}$ Input Setup Time		50			ns
t _H	SDI, SCK and $\overline{\text{CS}}$ Input Hold Time		50			ns
t _{RI}	SDI, SCK and $\overline{\text{CS}}$ Input Rise Time		10			ns
t _{FI}	SDI, SCK and $\overline{\text{CS}}$ Input Fall Time		10		20	ns
t _{DIS}	SDO Output Disable Time		0		100	ns
t _V	SDO Output Valid Time				350	ns
tHO	SDO Output Hold Time		0			ns
t _{RO}	SDO Output Rise Time	R _{pu} = 2k, Cbus = 30pF			60	ns
t _{FO}	SDO Output Fall Time	R _{pu} = 2k, Cbus = 30pF			60	ns
tcs	CS Deselect Time		2			μs


Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)

Notes:


- 5. Typical values are for $T_A = 25^{\circ}C$ and 3.3V supply voltage.
- 6. LSB: [V(R_W)₁₂₇ V(R_W)₀]/127. V(R_W)₁₂₇ and V(R_W)₀ are V(R_W) for the DCP register set to 7F hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
- 7. ZS error = $V(RW)_0/LSB$.
- 8. FS error = $[V(RW)_{127} V_{CC}]/LSB$.
- 9. DNL = [V(RW)_i V(RW)_{i-1}]/LSB-1, for i = 1 to 127. i is the DCP register setting.
- 10. INL = $[V(RW)_i (i \cdot LSB) V(RW)_0]/LSB$ for i = 1 to 127 11. TO $Max(V(RW)_i) Min(V(RW)_i)$ 10⁶ for
- $_{-\times}$ <u>10⁶</u> for i = 16 to 127 decimal, T = -40°C to 125°C. Max() is the maximum value of the wiper 11. $TC_V =$ $[Max(V(RW)_i) + Min(V(RW)_i)]/2^{165} C \text{ voltage and Min () is the minimum value of the wiper voltage over the temperature range.}$
- 12. t_{WC} is the time from the end of a Write sequence of SPI serial interface, to the end of the self-timed internal non-volatile write cycle.
- 13. R_{pu} is specified for the highest data rate transfer for the device. Higher value pullup can be used at lower data rates.
- 14. This parameter is not 100% tested.

Timing Diagrams


Input Timing




Output Timing



XDCP Timing (for All Load Instructions)





Typical Performance Curves









FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10 k Ω (W)





7










FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10 k Ω (W)





Typical Performance Curves (Continued)









FIGURE 8. TC FOR VOLTAGE DIVIDER MODE IN ppm



SCL Signal at Wiper (Wiper Unloaded Movement from 7Fh to 00h) Ch1 1.00 V Ch2 2.00 V M 200ns Ch1 1 2.06 V FIGURE 10. LARGE SIGNAL SETTLING TIME

IGURE 10. LARGE SIGNAL SETTLING TIM

Pin Description


Potentiometer Pins

RW

RW is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the WR register.

SHDN

The SHDN pin forces the resistor to end-to-end open circuit condition and shorts RW to GND. When SHDN is returned to logic high, the previous latch settings put RW at the same resistance setting prior to shutdown. This pin is logically OR'd with SHDN bit in ACR register. SPI interface is still available in shutdown mode and all registers are accessible. This pin must remain HIGH for normal operation.





Bus Interface Pins

Serial Clock (SCK)

This is the serial clock input of the SPI serial interface.

Serial Data Output (SDO)

The SDO is an open drain serial data output pin. During a read cycle, the data bits are shifted out at the falling edge of the serial clock SCK, while the $\overline{\text{CS}}$ input is low.

SDO requires an external pull-up resistor for proper operation.

Serial Data Input (SDI)

The SDI is the serial data input pin for the SPI interface. It receives device address, operation code, wiper address and data from the SPI external host device. The data bits are shifted in at the rising edge of the serial clock SCK, while the $\overline{\text{CS}}$ input is low.

Chip Select (CS)

 $\overline{\text{CS}}$ LOW enables the ISL22419, placing it in the active power mode. A HIGH to LOW transition on $\overline{\text{CS}}$ is required prior to the start of any operation after power up. When $\overline{\text{CS}}$ is HIGH, the ISL22419 is deselected and the SDO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state.

Principles of Operation

The ISL22419 is an integrated circuit incorporating one DCP with its associated registers, non-volatile memory and the

SPI serial interface providing direct communication between host and potentiometer and memory. The resistor array is comprised of individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions.

When the device is powered down, the last value stored in IVR will be maintained in the non-volatile memory. When power is restored, the contents of the IVR is recalled and loaded into the WR to set the wiper to the initial value.

DCP Description

The DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer and internally connected to V_{CC} and GND. The RW pin of the DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 7-bit volatile Wiper Register (WR). When the WR of a DCP contains all zeroes (WR[6:0]: 00h), its wiper terminal (RW) is closest to GND. When the WR register of a DCP contains all ones (WR[6:0]: 7Fh), its wiper terminal (RW) is closest to V_{CC}. As the value of the WR increases from all zeroes (0) to all ones (127 decimal), the wiper moves monotonically from the position closest to GND to the closest to V_{CC}.

While the ISL22419 is being powered up, the WR is reset to 40h (64 decimal), which locates RW roughly at the center between GND and V_{CC} . After the power supply voltage becomes large enough for reliable non-volatile memory reading, the WR will be reload with the value stored in a non-volatile Initial Value Register (IVR).

The WR and IVR can be read or written to directly using the SPI serial interface as described in the following sections.

Memory Description

The ISL22419 contains one non-volatile 7-bit register, known as the Initial Value Register (IVR), volatile 7-bit Wiper Register (WR), and volatile 8-bit Access Control Register (ACR). The memory map of ISL22419 is on Table 1. The non-volatile register (IVR) at address 0, contains initial wiper position and volatile register (WR) contains current wiper position.

TABLE 1	. MEMOR	

ADDRESS	NON-VOLATILE	VOLATILE
2	—	ACR
1	Rese	erved
0	IVR	WR

The non-volatile IVR and volatile WR registers are accessible with the same address.

The Access Control Register (ACR) contains information and control bits described below in Table 2.

The VOL bit (ACR[7]) determines whether the access is to wiper registers WR or initial value registers IVR.

BIT #	7	6	5	4	3	2	1	0
BIT NAME	VOL	SHDN	WIP	0	0	0	0	0

If VOL bit is 0, the non-volatile IVR register is accessible. If VOL bit is 1, only the volatile WR is accessible. Note, value is written to IVR register also is written to the WR. The default value of this bit is 0.

The SHDN bit (ACR[6]) disables or enables Shutdown mode. This bit is logically OR'd with \overline{SHDN} pin. When this bit is 0, DCP is in Shutdown mode. Default value of SHDN bit is 1.

The WIP bit (ACR[5]) is read only bit. It indicates that nonvolatile write operation is in progress. The WIP bit can be read repeatedly after a non-volatile write to determine if the write has been completed. It is impossible to write to the WR or ACR while WIP bit is 1.

SPI Serial Interface

The ISL22419 supports an SPI serial protocol, mode 0. The device is accessed via the SDI input and SDO output with data clocked in on the rising edge of SCK, and clocked out on the falling edge of SCK. \overline{CS} must be LOW during communication with the ISL22419. SCK and \overline{CS} lines are controlled by the host or master. The ISL22419 operates only as a slave device.

All communication over the SPI interface is conducted by sending the MSB of each byte of data first.

Protocol Conventions

The first byte sent to the ISL22419 from the SPI host is the Identification Byte. A valid Identification Byte contains 0101 as the four MSBs, with the following four bits set to 0.

0	1	0	1	0	0	0	0
(MSB)							(LSB)

The next byte sent to the ISL22419 contains the instruction and register pointer information. The four MSBs are the instruction and two LSBs are register address (see Table 4).

TABLE 4. IDENTIFICATION BYTE FORMAT

7	6	5	4	3	2	1	0
13	12	l1	10	0	0	R1	R0

There are only two valid instruction sets:

1011(binary) - is a Read operation

1100(binary) - is a Write operation

There are only two registers address possible for this DCP. If the R1, R0 bits are zero, then the read or write is to either the IVR or the WR register (depends of VOL bit at ACR). If the R1 bit is 1 and R0 bit is 0, then the operation is on the ACR.

Write Operation

A Write operation to the ISL22419 is a three-byte operation. It requires first, the CS transition from HIGH to LOW, then a valid Identification Byte, then a valid instruction byte followed by Data Byte is sent to SDI pin. The host terminates the write operation by pulling the CS pin from LOW to HIGH. For a write to address 0 (WR), the byte at address 2 (ACR[7]) determines if the Data Byte is to be written to volatile or both volatile and non-volatile registers. Refer to "Memory Description" and Figure 12.

The internal non-volatile write cycle starts after rising edge of $\overline{\text{CS}}$ and takes up to 20ms.

Read Operation

A read operation to the ISL22419 is a three byte operation. It requires first, the \overline{CS} transition from HIGH to LOW, then a valid Identification Byte, then a valid instruction byte followed by "dummy" Data Byte is sent to SDI pin. The SPI host reads the data from SDO pin on falling edge of SCK. The host terminates the read operation by pulling the \overline{CS} pin from LOW to HIGH (see Figure 13).

In order to read back the non-volatile IVR, it is recommended that the application reads the ACR first to verify the WIP bit is 0. If the WIP bit (ACR[5]) is not 0, the host should repeat its reading sequence again.




FIGURE 13. THREE BYTE READ SEQUENCE

Applications Information

Communicating with ISL22419

Communication with ISL22419 proceeds using SPI interface through the ACR (address 11b), IVR (address 00b) and WR (address 00b) registers.

The wiper of the potentiometer is controlled by the WR register. Writes and reads can be made directly to this register to control and monitor the wiper position without any non-volatile memory changes. This is done by setting MSB bit (ACR[7]) at address 11b to 1.

The non-volatile IVR stores the power up value of the wiper. IVR is accessible when MSB bit (ACR[7]) at address 11b is set to 0. Writing a new value to the IVR register will set a new power up position for the wiper. Also, writing to this register will load the same value into the WR as the IVR. Reading from the IVR will not change the WR, if its contents are different. The typical application diagram is shown in Figure 14. For proper operation adding 0.1 μ F decoupling ceramic capacitor to V_{CC} is recommended. The capacitor value may vary based on expected noise frequency of the design.

Examples:

A. Writing to the IVR:

This sequence will write a new value (77h) to the IVR(non-volatile):

Set the ACR (Addr 02h) for NV write (40h)

Send the ID byte, Instruction Byte, then the Data byte

0	1	0	1	0	0	0	0	1	1	0	0	0	0	1	0	0	1	0	0	0	0	0	0
																(Se	ent t	o SI	DI)				

Set the IVR (Addr 00h) to 77h

						ruct			'				,										
0	1	0	1	0	0	0	0	1	1	0	0	0	0	0	0	0	1	1	1	0	1	1	1
																(Se	ent t	o SI	DI)				

B. Reading from the WR:

This sequence will read the value from the WR (volatile):

Write to ACR first to access the WR

Send the ID byte, Instruction Byte, then the Data byte

0	1	0	1	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	0	0	0	0
									•							(Se	ent t	o SI	DI)				

Read the data from WR (Addr 00h)

														ata k									
0	1	0	1	0	0	0	0	1	0	1	1	0	0	0	0	х	х	х	х	х	х	х	х
																(0)	it or	SE	0				





FIGURE 14. TYPICAL APPLICATION DIAGRAM FOR IMPLEMENTING ADJUSTABLE VOLTAGE REFERANCE

Mini Small Outline Plastic Packages (MSOP)



NOTES:

- 1. These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (0.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane - H -
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

M8.118 (JEDEC MO-187AA)

8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIN	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.010	0.014	0.25	0.36	9
С	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.026	BSC	0.65	BSC	-
E	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037	' REF	0.95	REF	-
Ν	8	3		8	7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
0	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-
α	0 ⁰	6 ⁰	0 ⁰	6 ⁰	-

Rev. 2 01/03

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries

For information regarding Intersil Corporation and its products, see www.intersil.com

