

General Description

The MAX9675 is a nonblocking 16 x 16 video crosspoint switch with buffered inputs and outputs. The device operates on ±5V analog supplies. Digital logic is supplied separately from an independent +2.7V to +5V supply. The MAX9675 inputs and outputs are buffered with all outputs able to drive a standard 75 Ω reverseterminated video load.

The switching matrix and programmable gain are controlled through an SPITM/QSPITM-compatible 3-wire serial interface. The serial interface is designed to operate in either of two modes to provide fast updates and initialization. All outputs are held in the disabled state during power-up to avoid signal conflicts in large switching arrays.


The programmability and high level of integration make the MAX9675 an ideal choice for nonblocking video switch arrays in security, surveillance, and videoon-demand systems.

The MAX9675 is available in a 100-pin TQFP package and specified over the extended -40°C to +85°C temperature range.

Applications

Security Systems Video Routing Video-on-Demand Systems

Typical Operating Circuit



SPI and QSPI are trademarks of Motorola, Inc.

Features

- ♦ 16 x 16 Nonblocking Matrix with Buffered Inputs and Outputs
- ♦ Operates at ±5V Supply
- ♦ Individually Programmable Output Buffer Gain $(A_V = +1V/V \text{ or } +2V/V)$
- ♦ High-Impedance Output Disable for Wired-OR **Connections**
- ♦ 0.1dB Gain Flatness to 14MHz
- ◆ -3dB Bandwidth 110MHz
- ♦ -62dB Crosstalk, -110dB Isolation at 6MHz


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE		
MAX9675ECQ+	-40°C to +85°C	100 TQFP		

⁺Denotes a lead-free/RoHS-compliant package.

Pin Configuration appears at end of data sheet.

Functional Diagram



ABSOLUTE MAXIMUM RATINGS

+11V
+6V
+6V
0.3V to +0.3V
) to (VEE - 0.3V)
'EEIndefinite
(DGND - 0.3V)

Current into Any Analog Input Pin (IN_)	
Current into Any Analog Output Pin (OUT_)	±75mA
Continuous Power Dissipation ($T_A = +70$ °C)	
100-Pin TQFP (derate 22.2mW/°C above +	-70°C)1777mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±5V

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega$ to AGND, and $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS	
Operating Supply Voltage Range	V _{CC} - V _{EE}	Guaranteed by PSRR test	4.5		10.5	V	
Logic-Supply Voltage Range	V _{DD} to DGND		2.7		5.5	V	
Gain (Note 1)		$(V_{EE} + 2.5V) < V_{IN} < (V_{CC} - 2.5V),$ $A_V = +1V/V, R_L = 150\Omega$		1			
		$(V_{EE} + 2.5V) < V_{IN} < (V_{CC} - 2.5V),$ $A_V = +1V/V, R_L = 10k\Omega$		1			
	Av	$(V_{EE} + 3.75V) < V_{IN} < (V_{CC} - 3.75V),$ $A_V = +2V/V, R_L = 150\Omega$	2		V/V		
		$(V_{EE} + 3.75V) < V_{IN} < (V_{CC} - 3.75V),$ $A_V = +2V/V, R_L = 10k\Omega$					
		$(V_{EE} + 1V) < V_{IN} < (V_{CC} - 1.2V),$ $A_{V} = +1V/V, R_{L} = 10k\Omega$		1			
Gain Matching		$R_L = 10k\Omega$		0.5	1.5	%	
(Channel to Channel)		$R_L = 150\Omega$		0.5	2	70	

DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±5V (continued)

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega$ to AGND, and $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 5)

PARAMETER	SYMBOL	C	CONDITIONS	MIN	TYP	MAX	UNITS	
Temperature Coefficient of Gain	TC _{AV}				10		ppm/°C	
		A 4\/\\	$R_L = 10k\Omega$	VEE + 1		V _{CC} - 1.2		
Input Voltage Range	V _{IN} _	$A_V = +1V/V$	$R_L = 150\Omega$	VEE + 2.5		V _{CC} - 2.5	V	
input voltage hange	VIN_	$A_V = +2V/V$	$R_L = 10k\Omega$	VEE +		V _{CC} - 3.1		
		AV = +2V/V	$R_L = 150\Omega$	V _{EE} + 3.75		V _{CC} - 3.75		
Output Voltage Range	V 0.17	$R_L = 10k\Omega$		V _{EE} +		V _{CC} - 1.2	V	
Output voltage Hange	V _{OUT}	$R_L = 150\Omega$	$R_L = 150\Omega$			V _{CC} - 2.5	V	
Input Bias Current	IB				4	11	μΑ	
Input Resistance	R _{IN} _	(V _{EE} + 1V) < V _{IN}	_ < (V _{CC} - 1.2V)		10		МΩ	
Output Offset Voltage	Voffset	$A_V = +1V/V$			±5	±20	mV	
Output Offset Voltage	VOFFSE1	$A_V = +2V/V$		±10	±40	1117		
Output Short-Circuit Current	I _{SC}	Sinking or sourci	ng, R _L = 1 Ω		±40		mA	
Enabled Output Impedance	Z _{OUT}	(V _{EE} + 1V) < V _{IN}	_ < (V _{CC} - 1.2V)		0.2		Ω	
Output Leakage Current, Disable Mode	lod	(VEE + 1V) < VOL	JT_ < (VCC - 1.2V)		0.004	1	μА	
DC Power-Supply Rejection Ratio	PSRR	4.5V < (V _{CC} - V _{EE}	<u>=</u>) < 10.5V	60	70		dB	
		RL = ∞	Outputs enabled, $T_A = +25$ °C		100	150		
	Icc	nL = ∞	Outputs enabled			175		
			Outputs disabled		55	75]	
Quiescent Supply Current	1	D.	Outputs enabled, T _A = +25°C		95	150	mA	
	lEE	R _L = ∞	Outputs enabled			175		
			Outputs disabled		50	75		
	I _{DD}				4	8		

LOGIC-LEVEL CHARACTERISTICS

 $(V_{CC}=+5V,\,V_{EE}=-5V,\,V_{DD}=+2.7V\,\,to\,+5.5V,\,AGND=DGND=0,\,V_{IN}=0,\,R_L=150\Omega\,\,to\,\,AGND,\,and\,\,T_A=T_{MIN}\,\,to\,\,T_{MAX},\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_A=+25^{\circ}C.)\,\,(Notes\,2,\,5)$

PARAMETER	SYMBOL	со	MIN	TYP	MAX	UNITS	
Input-Voltage High Level	V	$V_{DD} = +5V$		3			V
Input-voitage riight Level	V _{IH}	$V_{DD} = +3V$		2			V
Input-Voltage Low Level	\/	$V_{DD} = +5V$				0.8	V
Input-voitage Low Level	VIL	$V_{DD} = +3V$				0.6	V
Input Current High Level	lu.	V. > 0V	Excluding RESET	-1	+0.01	+1	
Input Gurrent riight Level	IIH	V _I > 2V	RESET	-30	-20		μA
Input Current Low Level	I _{IL}	V _I < 1V	Excluding RESET	-1	+0.01	+1	
Input Current Low Level			RESET	-300	-235		μΑ
Output-Voltage High Level	\/a	ISOURCE = 1mA,	$V_{DD} = +5V$	4.7	4.9		V
Output-voitage riigir Level	VoH	ISOURCE = 1mA, VDD = +3V		2.7	2.9]
Output-Voltage Low Level	\/o:	I _{SINK} = 1mA, V _{DD} = +5V			0.1	0.3	V
Output-voitage Low Level	V _{OL}	I _{SINK} = 1mA, V _{DD} = +3V			0.1	0.3]
Output Current High Level	lau	$V_{DD} = +5V, V_{O} = +4.9V$		1	4		mA
Output Gurrent riight Level	Іон	$V_{DD} = +3V, V_{O} = +2.7V$		1	8		MA
Output Current Low Level	la	$V_{DD} = +5V, V_{O} = +0.1V$		1	4		mA
Output Ourront Low Level	lor	V _{DD} = +3V, V _O =	1	8		IIIA	

AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±5V

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega$ to AGND, and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDIT	IONS	MIN TYP	MAX	UNITS	
Small-Signal -3dB	BWss	V _{OUT} = 20mV _{P-P}	$A_V = +1V/V$	110		MHz	
Bandwidth	D1/22	VOUT = 20111VP-P	$A_V = +2V/V$	78		IVII IZ	
Medium-Signal -3dB	BW _{MS}	VOUT = 200mV _{P-P}	$A_V = +1V/V$	80		MHz	
Bandwidth	DVVMS	VOUI_ = 200111VP-P	$A_V = +2V/V$	75		IVIITIZ	
Large-Signal -3dB	BWLS	Volum - 2\/p.p.	$A_V = +1V/V$	40		NAL I-	
Bandwidth	DVVLS	$V_{OUT} = 2V_{P-P}$	$A_V = +2V/V$	50		MHz	
Small-Signal 0.1dB	D\\\\a_1 \ \D_00	\\au=-20m\\\a=	$A_V = +1V/V$	14		MHz	
Bandwidth	BW _{0.1dB-SS}	$V_{OUT} = 20 \text{mV}_{P-P}$	$A_V = +2V/V$	11		IVIITIZ	
Medium-Signal 0.1dB	DWs + 15 + 16	Value 200m\/a a	$A_V = +1V/V$	14		MHz	
Bandwidth	BW _{0.1dB-MS}	$V_{OUT} = 200 \text{mV}_{P-P}$	$A_V = +2V/V$	11		IVI□∠	
Large-Signal 0.1dB	DW + ID + 0	\/a 2\/a.a	$A_V = +1V/V$	14		NALI-	
Bandwidth	BW _{0.1dB} -LS	$V_{OUT} = 2V_{P-P}$	$A_V = +2V/V$	11		Hz MHz	
Clay Data	SR	V_{OUT} = 2V step, A_V = +1V/V		150		1////	
Slew Rate	SR	V _{OUT} = 2V step, A _V =	$V_{OUT} = 2V$ step, $A_V = +2V/V$			V/µs	

AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±5V (continued)

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega$ to AGND, $A_V = +1V/V$, and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CON	CONDITIONS		MAX	UNITS	
Cottling Time	to o 400	V _{OUT} = 0 to 2V ste	$A_V = +1V/V$	60		no	
Settling Time	tS 0.1%	VOUI_= 0 t0 2V ste	$A_V = +2V/V$	60		ns	
Switching Transient (Glitch)		$A_V = +1V/V$		50		mV	
(Note 3)		$A_V = +2V/V$		45		IIIV	
AC Power-Supply Rejection		f = 100kHz		70		dB	
Ratio		f = 1MHz		68		иВ	
Differential Gain Error		$R_L = 1k\Omega$		0.002		%	
(Note 4)		$R_L = 150\Omega$	0.02	- %			
Differential Phase Error		$R_L = 1k\Omega$		0.02		dograda	
(Note 4)		$R_L = 150\Omega$		0.12		degrees	
Crosstalk, All Hostile		f = 6MHz		-62		dB	
Off-Isolation, Input to Output		f = 6MHz	f = 6MHz -110			dB	
Input Noise-Voltage Density	en	BW = 6MHz		73		μV _{RMS}	
Input Capacitance	C _{IN}			5		рF	
Disabled Output		Amplifier in disable mode		3		рF	
Capacitance		,				· ·	
Capacitive Load at 3dB Output Peaking				30		pF	
Output Impodance	70.17	f = 6MHz	Output enabled	3		Ω	
Output Impedance	Z_{OUT} $f = 6MHz$		Output disabled	4k		52	

SWITCHING CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +2.7V \text{ to } +5.5V, DGND = AGND = 0, V_{IN} = 0 \text{ for dual supplies, } R_L = 150\Omega \text{ to AGND, } C_L = 100pF, A_V = +1V/V, \text{ and } T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Delay: UPDATE to Video Out	t _{PdUdVo}	V _{IN} = 0.5V step		200	450	ns
Delay: UPDATE to AOUT	tPdUdAo	$\frac{\text{MODE} = 0, \text{ time to } \overline{\text{AOUT}} = \text{low after}}{\overline{\text{UPDATE}} = \text{low}}$		30	200	ns
Delay: SCLK to DOUT Valid	t _{PdDo}	Logic state change in DOUT on active SCLK edge		30	200	ns
Delay: Output Disable	tPdH0e	$V_{OUT} = 0.5V$, $1k\Omega$ pulldown to AGND		300	800	ns
Delay: Output Enable	tPdLOe	Output disabled, $1k\Omega$ pulldown to AGND, $V_{IN} = 0.5V$		200	800	ns
Setup: CE to SCLK	tSuCe				100	ns
Setup: DIN to SCLK	t _{SuDi}		100			ns
Hold Time: SCLK to DIN	tHdDi		100			ns
Minimum High Time: SCLK	tMnHCk		100			ns
Minimum Low Time: SCLK	tMnLCk		100			ns
Minimum Low Time: UPDATE	tMnLUd		100			ns
Setup Time: UPDATE to SCLK	tSuHUd	Rising edge of $\overline{\text{UPDATE}}$ to falling edge of SCLK	100			ns
Hold Time: SCLK to UPDATE	tHdHUd	Falling edge of SCLK to falling edge of UPDATE	100			ns
Setup Time: MODE to SCLK	tSuMd	Minimum time from clock edge to MODE with valid data clocking	100			ns
Hold Time: MODE to SCLK	tHdMd	Minimum time from clock edge to MODE with valid data clocking	100			ns
Minimum Low Time: RESET	tMnLRst				300	ns
Delay: RESET	t _{PdRst}	10k Ω pulldown to AGND, 0.5V step			600	ns

- Note 1: Associated output voltage may be determined by multiplying the input voltage by the specified gain (A_V) and adding output offset voltage.
- Note 2: Logic-level characteristics apply to the following pins: DIN, DOUT, SCLK, $\overline{\text{CE}}$, $\overline{\text{UPDATE}}$, $\overline{\text{RESET}}$, A3–A0, MODE, and $\overline{\text{AOUT}}$.
- **Note 3:** Switching transient settling time is guaranteed by the settling time (ts) specification. Switching transient is a result of updating the switch matrix.
- **Note 4:** Input test signal: 3.58MHz sine wave of amplitude 40IRE superimposed on a linear ramp (0 to 100IRE). IRE is a unit of video-signal amplitude developed by the International Radio Engineers: 140IRE = 1.0V.
- Note 5: All devices are 100% production tested at $T_A = +25$ °C. Specifications over temperature limits are guaranteed by design.

Symbol Definitions

SYMBOL	TYPE	DESCRIPTION
Ao	Signal	Address Valid Flag (AOUT)
Ce	Signal	Clock Enable (CE)
Ck	Signal	Clock (SCLK)
Di	Signal	Serial-Data In (DIN)
Do	Signal	Serial-Data Output (DOUT)
Md	Signal	MODE
Oe	Signal	Output Enable
Rst	Signal	Reset Input (RESET)
Ud	Signal	UPDATE
Vo	Signal	Video Out (OUT)
Н	Property	High- or Low-to-High Transition
Hd	Property	Hold
L	Property	Low- or High-to-Low Transition
Mn	Property	Minimum
Mx	Property	Maximum
Pd	Property	Propagation Delay
Su	Property	Setup
Tr	Property	Transition
W	Property	Width

_Naming Conventions

- All parameters with time units are given a "t" designation, with appropriate subscript modifiers.
- Propagation delays for clocked signals are from the active edge of clock.
- Propagation delay for level-sensitive signals is from input to output at the 50% point of a transition.
- Setup and hold times are measured from the 50% point of signal transition to the 50% point of the clocking signal transition.
- Setup time refers to any signal that must be stable before the active clock edge, even if the signal is not latched or clocked itself.
- Hold time refers to any signal that must be stable during and after active clock edge, even if the signal is not latched or clocked.
- Propagation delays to unobservable internal signals are modified to setup and hold designations applied to observable I/O signals.







Figure 1. Timing Diagram


Typical Operating Characteristics


 $(V_{CC} = +5V \text{ and } V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega \text{ to AGND, and } T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

























Typical Operating Characteristics—Dual Supplies ±5V (continued)


 $(V_{CC} = +5V \text{ and } V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega$ to AGND, and $T_A = +25^{\circ}C$, unless otherwise noted.)





_Typical Operating Characteristics—Dual Supplies ±5V (continued)


 $(V_{CC} = +5V \text{ and } V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega$ to AGND, and $T_A = +25^{\circ}C$, unless otherwise noted.)


























_Typical Operating Characteristics—Dual Supplies ±5V (continued)


 $(V_{CC} = +5V \text{ and } V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega$ to AGND, and $T_A = +25^{\circ}C$, unless otherwise noted.)








DIFFERENTIAL GAIN AND PHASE




















_Typical Operating Characteristics—Dual Supplies ±5V (continued)

 $(V_{CC} = +5V \text{ and } V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega$ to AGND, and $T_A = +25^{\circ}C$, unless otherwise noted.)








Pin Description

PIN	NAME	FUNCTION
1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23	IN4-IN15	Buffered Analog Inputs
2, 4, 6, 8, 10, 12, 14, 16, 45, 46, 82, 83, 84, 91, 93, 95, 97	AGND	Analog Ground
18, 20, 22, 24	A3-A0	Address Programming Inputs. Connect to DGND or V _{DD} to select the address for Individual Output Address Mode (see Table 3).
25, 47, 51, 55, 59, 63, 67, 71, 75, 81	Vcc	Positive Analog Supply. Bypass each pin with a 0.1µF capacitor to AGND. Connect a single 10µF capacitor from one V _{CC} pin to AGND.
26, 27, 38–44, 76, 77, 85–89, 99, 100	N.C.	No Connection. Not internally connected. Connect to AGND.
28	DOUT	Serial-Data Output. In Complete Matrix Mode, data is clocked through the 96-bit Matrix Control shift register. In Individual Output Address Mode, data at DIN passes directly to DOUT.
29	DGND	Digital Ground
30	ĀOUT	Address Recognition Output. AOUT drives low after successful chip address recognition.
31	SCLK	Serial-Clock Input
32	CE	Clock Enable Input. Drive low to enable the serial data interface.
33	MODE	Serial Interface Mode Select Input. Drive high for Complete Matrix Mode (Mode 1) or drive low for Individual Output Address Mode (Mode 0).
34	RESET	Asynchronous Reset Input/Output. Drive RESET low to initiate hardware reset. All matrix settings are set to power up defaults and all analog outputs are disabled. Additional power-on-reset delay may be set by connecting a small capacitor from RESET to DGND.
35	<u>UPDATE</u>	Update Input. Drive UPDATE low to transfer data from mode registers to the switch matrix.
36	DIN	Serial-Data Input. Data is clocked in on the falling edge of SCLK.
37	V_{DD}	Digital Logic Supply. Bypass VDD with a 0.1µF capacitor to DGND.
48, 50, 52, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 78, 80	OUT15-OUT0	Buffered Analog Outputs. Gain is individually programmable for $A_V = +1V/V$ or $A_V = +2V/V$ through the serial interface. Outputs may be individually disabled (high impedance). On power-up, or assertion of \overline{RESET} , all outputs are disabled.
49, 53, 57, 61, 65, 69, 73, 79, 98	V _{EE}	Negative Analog Supply. Bypass each pin with a 0.1µF capacitor to AGND. Connect a single 10µF capacitor from one VEE pin to AGND.
90, 92, 94, 96	IN0-IN3	Buffered Analog Inputs

Functional Diagram



Detailed Description

The MAX9675 is a highly integrated 16 \times 16 nonblocking video crosspoint switch matrix. All inputs and outputs are buffered, with all outputs able to drive standard 75 Ω reverse-terminated video loads.

A 3-wire interface programs the switch matrix and initializes with a single update signal. The unique serial interface operates in one of two modes: Complete Matrix Mode (Mode 1) or Individual Output Address Mode (Mode 0).

In the *Functional Diagram*, the signal path of the MAX9675 is from the inputs (IN0–IN15), through the switching matrix, buffered by the output amplifiers, and presented at the output terminals (OUT0–OUT15). The other functional blocks are the serial interface and control logic. Each of the functional blocks is described in detail below.

Analog Outputs

The MAX9675 outputs are high-speed voltage feedback amplifiers capable of driving 150 Ω (75 Ω back-terminated) loads. The gain, A_V = +1V/V or +2V/V, is selectable through programming bit 4 of the serial control word.

Amplifier compensation is automatically optimized to maximize the bandwidth for each gain selection. Each output can be individually enabled and disabled through bit 5 of the serial control word. When disabled, the output is high impedance, presenting typically a $4k\Omega$ load, and 3pF output capacitance, allowing multiple outputs to be connected together in building large arrays. On power-up (or asynchronous RESET), all outputs are initialized in the disabled state to avoid output conflicts in large-array configurations. The programming and operation of the MAX9675 is output referred. Outputs are configured individually to connect to any one of the 16 analog inputs, programmed to the desired gain (Ay = +1V/V or +2V/V), or disabled in a high-impedance state.

Analog Inputs

The MAX9675 offers 16 analog input channels. Each input is buffered before the crosspoint switch matrix, allowing one input to cross-connect to up to 16 outputs. The input buffers are voltage feedback amplifiers with high-input impedance and low-input bias current. This allows the use of very simple input clamp circuits.

Table 1. Operation Truth Table

CE	UPDATE	SCLK	DIN	DOUT	MODE	AOUT	RESET	OPERATION/COMMENTS
1	Х	Х	Χ	Χ	Χ	Χ	1	No change in logic.
0	1	↓	Di	D _{i-96}	1	1	1	Data at DIN is clocked on the negative edge of the SCLK into the 96-bit Complete Matrix Mode register. DOUT supplies original data in 96 SCLK pulses later.
0	0	X	X	X	1	1	1	Data in the serial 96-bit Complete Matrix Mode register is transferred into parallel latches that control the switching matrix.
0	1	↓	D _i	D _i	0	1	1	Data at DIN is routed to the Individual Output Address Mode shift register. DIN is also connected directly to DOUT so that all devices on the serial bus may be addressed in parallel.
0	0	×	Di	Di	0	0	1	The 4-bit chip address A ₃ to A ₀ is compared to D ₁₃ to D ₁₀ . If equal, the remaining 10 bits in the Individual Output Address Mode register are decoded, allowing reprogramming for a single output. AOUT signals a successful individual matrix update.
Х	Х	Х	Х	Х	Х	Х	0	Asynchronous reset. All outputs are disabled. Other logic remains unchanged.

Switch Matrix

The MAX9675 has 256 individual T-switches making a 16 x 16 switch matrix. The switching matrix is 100% nonblocking, which means that any input may be routed to any output. The switch matrix programming is output referred. Each output may be connected to any one of the 16 analog inputs. Any one input can be routed to all 16 outputs with no signal degradation.

Digital Interface

The digital interface consists of the following pins: DIN, DOUT, SCLK, AOUT, UPDATE, CE, A3-A0, MODE, and RESET. DIN is the serial-data input; DOUT is the serial-data output. SCLK is the serial-data clock that clocks data into the Data Input registers (Figure 2). Data at DIN is loaded at each falling edge of SCLK. DOUT is the data shifted out of the 96-bit Complete Matrix Mode (Mode = 1). DIN passes directly to DOUT when in Individual Output Address Mode (Mode = 0).

The falling edge of UPDATE latches the data and programs the matrix. When using Individual Output Address Mode, the address recognition output AOUT drives low when control word bits D13 to D10 match the address programming inputs (A3–A0) and UPDATE is low. Table 1 is the operation truth table.

Programming the Matrix

The MAX9675 offers two programming modes: Individual Output Address Mode and Complete Matrix Mode. These two distinct programming modes are selected by toggling a single MODE pin high or low. Both modes operate with the same physical board layout. This flexibility allows initial programming of the IC by daisy-chaining and sending one long data word while still being able to address immediately and update individual outputs in the matrix.

Individual Output Address Mode (MODE = 0)

Drive MODE to logic-low to select mode 0. Individual outputs are programmed through the serial interface

16 ______/VIXI/M

Table 2. 16-Bit Serial Control Word Bit Assignments (Mode 0: Individual Output Address Mode)

BIT	NAME	FUNCTION
0 (LSB)	Input Address 0	LSB of input channel select address
1	Input Address 1	
2	Input Address 2	
3	Input Address 3	MSB of input channel select address
4	Gain Set	Gain Select for output buffer, 0 = gain of +1V/V, 1 = gain of +2V/V
5	Output Enable	Enable bit for output, 0 = disable, 1 = enable
6	Output Address B0	LSB of output buffer address
7	Output Address B1	
8	Output Address B2	
9	Output Address B3	MSB of output buffer address
10	IC Address A0	LSB of selected chip address
11	IC Address A1	
12	IC Address A2	
13	IC Address A3	MSB of selected chip address
14	Х	Don't care
15 (MSB)	Х	Don't care

with a single 16-bit control word. The control word consists of two don't care MSBs, the chip address bits, output address bits, an output enable/disable bit, an output gain-set bit, and input address bits (Tables 2 through 6, and Figure 2).

In mode 0, data at DIN passes directly to DOUT through the data routing gate (Figure 3). In this configuration, the 16-bit control word is simultaneously sent to all chips in an array of up to 16 addresses.

Complete Matrix Mode (MODE = 1)

Drive MODE to logic-high to select mode 1. A single 96-bit control word consisting of sixteen 6-bit control words programs all outputs. The 96-bit control word's

Table 3. Chip Address Programming for 16-Bit Control Word (Mode 0: Individual Output Address Mode)

IC ADDRESS BIT				ADD	RESS
A3 (MSB)	A2	A 1	A0 (LSB)	CHIP ADDRESS (HEX)	CHIP ADDRESS (DECIMAL)
0	0	0	0	0h	0
0	0	0	1	1h	1
0	0	1	0	2h	2
0	0	1	1	3h	3
0	1	0	0	4h	4
0	1	0	1	5h	5
0	1	1	0	6h	6
0	1	1	1	7h	7
1	0	0	0	8h	8
1	0	0	1	9h	9
1	0	1	0	Ah	10
1	0	1	1	Bh	11
1	1	0	0	Ch	12
1	1	0	1	Dh	13
1	1	1	0	Eh	14
1	1	1	1	Fh	15

first 6-bit control word (MSBs) programs output 15, and the last 6-bit control word (LSBs) programs output 0 (Table 7 and Figures 4 and 5). Data clocked into the 96-bit Complete Matrix Mode register is latched on the falling edge of UPDATE, and the outputs are immediately updated.

Initialization String

The Complete Matrix Mode (Mode = 1) is convenient to use to program the matrix at power-up. In a large matrix consisting of many MAX9675 devices, all the devices can be programmed by sending a single bit stream equal to n x 96 bits, where n is the number of MAX9675 devices on the bus. The first 96-bit data word programs the last MAX9675 in line (see the *Matrix Programming* section).




Figure 2. Mode 0: Individual Output Address Mode Timing and Programming Example

Table 4. Chip Address A3–A0 Pin Programming

PIN				ADD	RESS
А3	A2	A 1	Α0	CHIP ADDRESS (HEX)	CHIP ADDRESS (DECIMAL)
DGND	DGND	DGND	DGND	0h	0
DGND	DGND	DGND	V_{DD}	1h	1
DGND	DGND	V_{DD}	DGND	2h	2
DGND	DGND	V_{DD}	V_{DD}	3h	3
DGND	V_{DD}	DGND	DGND	4h	4
DGND	V_{DD}	DGND	V_{DD}	5h	5
DGND	V_{DD}	V_{DD}	DGND	6h	6
DGND	V_{DD}	V_{DD}	V_{DD}	7h	7
V _{DD}	DGND	DGND	DGND	8h	8
V _{DD}	DGND	DGND	V_{DD}	9h	9
V _{DD}	DGND	V_{DD}	DGND	Ah	10
V _{DD}	DGND	V_{DD}	V_{DD}	Bh	11
V _{DD}	V_{DD}	DGND	DGND	Ch	12
V _{DD}	V_{DD}	DGND	V_{DD}	Dh	13
V _{DD}	V_{DD}	V_{DD}	DGND	Eh	14
V _{DD}	V_{DD}	V_{DD}	V_{DD}	Fh	15

Table 5. Output Selection Programming

0	OUTPUT ADDRESS BIT				
B3 (MSB)	B2	B1	B0 (LSB)	SELECTED OUTPUT	
0	0	0	0	0	
0	0	0	1	1	
0	0	1	0	2	
0	0	1	1	3	
0	1	0	0	4	
0	1	0	1	5	
0	1	1	0	6	
0	1	1	1	7	
1	0	0	0	8	
1	0	0	1	9	
1	0	1	0	10	
1	0	1	1	11	
1	1	0	0	12	
1	1	0	1	13	
1	1	1	0	14	
1	1	1	1	15	




Figure 3. Serial Interface Block Diagram

Table 6. Input Selection Programming

	OFI FOTED			
B3 (MSB)	B2	B1	B0 (LSB)	SELECTED INPUT
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

Table 7. 6-Bit Serial Control Word Bit Assignments (Mode 1: Complete Matrix Mode)

BIT	NAME	FUNCTION
5 (MSB)	Output Enable	Enable bit for output, 0 = disable, 1 = enable
4	Gain Set	Gain Select for output buffer, 0 = gain of +1V/V, 1 = gain of +2V/V
3	Input Address 3	MSB of input channel select address
2	Input Address 2	
1	Input Address 1	
0 (LSB)	Input Address 0	LSB of input channel select address




Figure 4. 6-Bit Control Word and Programming Example (Mode 1: Complete Matrix Mode Programming)




Figure 5. Mode 1: Complete Matrix Mode Programming

RESET

The MAX9675 features an asynchronous bidirectional \overline{RESET} with an internal $20k\Omega$ pullup resistor to VDD. When \overline{RESET} is pulled low, either by internal circuitry, or driven externally, the analog output buffers are latched into a high-impedance state. After \overline{RESET} is released, the output buffers remain disabled. The outputs may be enabled by sending a new 96-bit data word or a 16-bit individual output address word. A reset is initiated from any of three sources. \overline{RESET} can be driven low by external circuitry to initiate a reset, or \overline{RESET} can be pulled low by internal circuitry during power-up (power-on reset) or thermal shutdown.

Since driving RESET low only clears the output buffer enable bit in the matrix control latches, RESET can be used to disable all outputs simultaneously. If no new data has been loaded into the 96-bit complete matrix mode register, a single UPDATE restores the previous matrix control settings.

Power-On Reset

The power-on reset ensures all output buffers are in a disabled state when power is initially applied. A VDD voltage comparator generates the power-on reset. When the voltage at VDD is less than 2.5V, the power-on-reset comparator pulls RESET low through internal circuitry. As the digital supply voltage ramps up crossing 2.5V, the MAX9675 holds RESET low for 40ns (typ). Connecting a small capacitor from RESET to DGND extends the power-on-reset delay. See the RESET Delay vs. RESET Capacitance graph in the *Typical Operating Characteristics*.

Thermal Shutdown

The MAX9675 features thermal shutdown protection with temperature hysteresis. When the die temperature exceeds +150°C, the MAX9675 pulls RESET low, disabling the output buffers. When the die cools by 20°C, the RESET pulldown is deasserted, and output buffers remain disabled until the device is programmed again.

Applications Information

Building Large Video-Switching Systems

The MAX9675 can be easily used to create larger switching matrices. The number of ICs required to implement the matrix is a function of the number of input channels, the number of outputs required, and whether the array needs to be nonblocking. The most straightforward technique for implementing nonblocking matrices is to arrange the building blocks in a grid. The inputs connect to each vertical bank of devices in parallel with the other banks. The outputs of each building block in a vertical column connect together in a

wired-OR configuration. Figure 6 shows a 128-input, 32-output, nonblocking array using the MAX9675 16 x 16 crosspoint devices.

The wired-OR connection of the outputs shown in the diagram is possible because the outputs of the IC devices can be placed in a disabled or high-impedance output state. This disable state of the output buffers is designed for a maximum impedance vs. frequency while maintaining a low-output capacitance. These characteristics minimize the adverse loading effects from the disabled outputs. Larger arrays are constructed by extending this connection technique to more devices.

Driving a Capacitive Load

Figure 6 shows an implementation requiring many outputs to be wired together. This creates a situation where each output buffer sees not only the normal load impedance, but also the disabled impedance of all the other outputs. This impedance has a resistive and a capacitive component. The resistive components reduce the total effective load for the driving output. Total capacitance is the sum of the capacitance of all the disabled outputs and is a function of the size of the matrix. Also, as the size of the matrix increases, the length of the PCB traces increases, adding more capacitance. The output buffers have been designed to drive more than 30pF of capacitance while still maintaining a good AC response. Depending on the size of the array, the capacitance seen by the output can exceed this amount. There are several ways to improve the situation. The first is to use more building-block crosspoint devices to reduce the number of outputs that need to be wired together (Figure 7).

In Figure 7, the additional devices are placed in a second bank to multiplex the signals. This reduces the number of wired-OR connections. Another solution is to put a small resistor in series with the output before the capacitive load to limit excessive ringing and oscillations. Figure 8 shows the graph of the Optimal Isolation Resistor vs. Capacitive Load. A lowpass filter is created from the series resistor and parasitic capacitance to ground. A single R-C does not affect the performance at video frequencies, but in a very large system there may be many R-Cs cascaded in series. The cumulative effect is a slight rolling off of the high frequencies causing a "softening" of the picture. There are two solutions to achieve higher performance. One way is to design the PCB traces associated with the outputs such that they exhibit some inductance. By routing the traces in a repeating "S" configuration, the traces that are nearest each other exhibit a mutual inductance increasing the total inductance. This series inductance causes the




Figure 6. 128 x 32 Nonblocking Matrix Using 16 x 16 Crosspoint Devices

amplitude response to increase or peak at higher frequencies, offsetting the rolloff from the parasitic capacitance. Another solution is to add a small-value inductor to the output.

Crosstalk Signal and Board Routing Issues

Improper signal routing causes performance problems such as crosstalk. The MAX9675 has a typical crosstalk rejection of -62dB at 6MHz. A bad PCB layout degrades the crosstalk rejection by 20dB or more. To achieve the best crosstalk performance:

- Place ground isolation between long critical signal PCB trace runs. These traces act as a shield to potential interfering signals. Crosstalk can be degraded by parallel traces as well as directly above and below on adjoining PCB layers.
- 2) Maintain controlled-impedance traces. Design as many of the PCB traces as possible to be 75Ω transmission lines. This lowers the impedance of the traces, reducing a potential source of crosstalk. More power is dissipated due to the output buffer driving a lower impedance.

3) Minimize ground-current interaction by using a good ground plane strategy.

In addition to crosstalk, another key issue of concern is isolation. Isolation is the rejection of undesirable feed-through from input to output with the output disabled. The MAX9675 achieves a -110dB isolation at 6MHz by selecting the pinout configuration such that the inputs and outputs are on opposite sides of the package.




Figure 7. 64 x 16 Nonblocking Matrix with Reduced Capacitive Loading

Coupling through the power supply is a function of the quality and location of the supply bypassing. Use appropriate low-impedance components and locate them as close as possible to the IC. Avoid routing the inputs near the outputs.

Power-Supply Bypassing

The MAX9675 operates from a ±5V supply. For dual-supply operation, bypass all supply pins to ground with 0.1µF capacitors.

Driving a PCB Interconnect or a Cable (Av = +1V/V or +2V/V)

The MAX9675 output buffers can be programmed to either Av = +1V/V or +2V/V. The +1V/V configuration is typically used when driving a short-length (less than 3cm), high-impedance "local" PCB trace. To drive a cable or a 75 Ω transmission line trace, program the gain of the output buffer to +2V/V and place a 75 Ω resistor in series with the output. The series termination resistor and the 75 Ω load impedance act as a voltage-divider that divides the video signal in half. Set the gain to +2V/V to transmit a standard 1V video signal down a cable. The series 75 Ω resistor is called the back-match, reverse termination, or series termination. This 75 Ω resistor reduces reflections, and provides isolation, increasing the output-capacitive-driving capability.

Matrix Programming

The MAX9675's unique digital interface simplifies programming multiple MAX9675 devices in an array. Multiple devices are connected with DOUT of the first device connecting to DIN of the second device, and so on (Figure 9). Two distinct programming modes, individual output address mode (MODE = 0) and complete matrix mode (MODE = 1), are selected by toggling a single MODE control pin high or low. Both modes operate with the same physical board layout. This allows initial programming of the IC by daisy-chaining and sending one long data word while still being able to address immediately and update individual locations in the matrix.

Individual Output Address Mode (Mode 0)

In Individual Output Address Mode, the devices are connected in a serial bus configuration, with the data routing gate (Figure 3) connecting DIN to DOUT, making each device a virtual node on the serial bus. A single 16-bit control word is sent to all devices simultaneously. Only the device with the corresponding chip address responds to the programming word, and updates its output. In this mode, the chip address is set through hardware pin strapping of A3–A0. The host then communicates with the device by sending a 16-bit word consisting of 2 don't care MSB bits, 4 chip address bits, and 10 bits of data to make the




Figure 8. Optimal Isolation Resistor vs. Capacitive Load

exactly 2 bytes in length. The 10 data bits are broken down into 4 bits to select the output to be programmed; 1 bit to set the output enable; 1 bit to set gain; and 4 bits to select the input to be connected to that output. In this method, the matrix is programmed one output at a time.

Complete Matrix Mode (Mode 1)

In Complete Matrix Mode, the devices are connected in a daisy-chain fashion where n x 96 bits are sent to program the entire matrix, and where n = the number of MAX9675 devices connected in series. This long data word is structured such that the first bit is the LSB of the last device in the chain and the last data bit is the MSB of the first device in the chain. The total length of the data word is equal to the number of crosspoint devices to be programmed in series times 96 bits per crosspoint device. This programming method is most often used at startup to initially configure the switching matrix.





Figure 9. Matrix Mode Programming

_Chip Information

TRANSISTOR COUNT: 24,467


PROCESS: BiCMOS

Pin Configuration



Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages



Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

NOTES:

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982.
- 2. DATUM PLANE [H] LOCATED AT MOLD PARTING LINE AND COUNCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
- 3. DIMENSIONS D1 AND E1 D0 NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE MOLD PROTRUSION IS 0.254 MM ON D1 AND E1 DIMENSIONS.
- 4. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.00mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 7. THIS DUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-026.
- 8. LEADS SHALL BE COPLANAR WITHIN 0.08mm.

	TOFP PACKAGE VARIATION		
2	ALL DIMENSIONS IN MILLIMETERS		
708345	100L, 14×14×1.0		
ĭ	MIN.	MAX.	
Α	マム 1,20		
A ₁	0.05 0.15		
Az	0.95	1.05	
D	15.80	16.20	
D1	13.80 14.20		
Ε	15.80	16.20	
E ₁	13.80	14.20	
L	0.45	0.75	
N	100		
e	0.50 BSC.		
b	0.17	0.27	
b1	0.17 0.23		

DALLAS ///XI/VI

PACKAGE OUTLINE, 100L TQFP, 14x14x1.0mm

PPROVAL DOCUMENT CONTROL NO. REV. 21-0085 B

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
100 TQFP	C100-1	<u>21-0085</u>

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.