Auto-Detecting SD/HD/PC Video Sync Separator

General Description

The LMH1980 is an auto-detecting SD/HD/PC video sync separator ideal for use in a wide range of video applications, such as automotive LCD monitors, video capture & editing devices, surveillance & security equipment, and machine vision and inspection systems.

The LMH1980 accepts an analog video input signal with either bi-level or tri-level sync and automatically detects the video format, eliminating the need for external \( R_{\text{SET}} \) resistor adjustment required by other sync separators (e.g.: LM1881).

The outputs provide timing signals in CMOS logic, including Composite, Horizontal, and Vertical Syncs, Burst/Back Porch Timing, and Odd/Even Field outputs. The HD flag output (pin 5) provides a logic low signal only when a valid HD video input with tri-level sync is detected. The HD flag can be used to disable an external switch-controlled SD chroma filter when HD video is detected, or enable it when SD video is detected. For non-standard video with bi-level sync and without vertical serration pulses, a default vertical sync pulse will be output and no horizontal sync pulses will be output during the vertical sync interval.

The LMH1980 is available in a space-saving 10-ld. Mini-SO Package (MSOP) and operates over a temperature range of \(-40^\circ\text{C}\) to \(+85^\circ\text{C}\).

Features

- Analog video sync separation for NTSC, PAL, 480I/P, 576I/P, 720P, 1080I/P/PsF, and many VESA-compatible timing formats
- Composite Video (CVBS), S-Video (Y/C), and Component Video \( (YP_{\text{B}}P_{\text{R}}/GBR) \) and PC Graphics \( (RG_{\text{B}}) \) interfaces
- SD/PC Bi-level sync & HD tri-level sync compatible
- Composite, Horizontal, and Vertical Sync outputs
- Burst/Back Porch Timing, Odd/Even Field, and HD Detect Flag outputs
- Automatic video format detection
- Fixed-level sync slicing for video inputs from 0.5 to 2 \( V_{pp} \)
- 3.3V to 5V supply operation

Applications

- Consumer, Professional, Automotive & Industrial Video
- Video Capture, Editing, and Processing
- Genlock Circuits
- Surveillance & Security Video Systems
- Set-Top Boxes (STB) & Digital Video Recorders (DVR)
- LCD / Plasma Displays and Video Projectors
- Machine Vision and Inspection Systems
- Video Trigger Oscilloscopes and Waveform Monitors

Connection Diagram

![Connection Diagram](image)

Pin Descriptions

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Pin Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( R_{\text{EXT}} )</td>
<td>Bias Current External Resistor</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>3</td>
<td>( V_{\text{CC}} )</td>
<td>Supply Voltage</td>
</tr>
<tr>
<td>4</td>
<td>( V_{\text{IN}} )</td>
<td>Analog Video Input</td>
</tr>
<tr>
<td>5</td>
<td>HD</td>
<td>HD Detect Flag Output</td>
</tr>
<tr>
<td>6</td>
<td>HSOUT</td>
<td>Horizontal Sync Output</td>
</tr>
<tr>
<td>7</td>
<td>VSOUT</td>
<td>Vertical Sync Output</td>
</tr>
<tr>
<td>8</td>
<td>CSOUT</td>
<td>Composite Sync Output</td>
</tr>
<tr>
<td>9</td>
<td>BPOUT</td>
<td>Burst/Back Porch Timing Output</td>
</tr>
<tr>
<td>10</td>
<td>OEO OUT</td>
<td>Odd/Even Field Output</td>
</tr>
</tbody>
</table>

Ordering Information

<table>
<thead>
<tr>
<th>Package</th>
<th>Part Number</th>
<th>Package Marking</th>
<th>Transport Media</th>
<th>NSC Drawing</th>
</tr>
</thead>
<tbody>
<tr>
<td>10-ld. MSOP</td>
<td>LMH1980MM</td>
<td>AL4A</td>
<td>1k Units Tape and Reel</td>
<td>MUB10A</td>
</tr>
<tr>
<td></td>
<td>LMH1980MMX</td>
<td></td>
<td>3.5k Units Tape and Reel</td>
<td></td>
</tr>
</tbody>
</table>

© 2007 National Semiconductor Corporation 300103 www.national.com
Absolute Maximum Ratings (Notes 1, 7)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

- ESD Tolerance (Note 2)
  - Human Body Model: 3.5 kV
  - Machine Model: 350V
  - Supply Voltage, \( V_{CC} \): 0V to 5.5V
  - Video Input, \( V_{IN} \): -0.3V to \( V_{CC} + 0.3V \)

Storage Temperature Range: -65°C to +150°C
Lead Temperature (soldering 10 sec.): 300°C
Junction Temperature, \( T_{JMAX} \) (Note 3): +150°C
Thermal Resistance, \( \theta_{JA} \) (no airflow): 120°C/W

Operating Ratings (Note 1)
- Temperature Range (Note 3): -40°C to +85°C
- Supply Voltage, \( V_{CC} \): 3.3V −10% to 5V +10%
- Input Amplitude, \( V_{IN-AMPL} \): 140 mV to \( V_{CC} - V_{IN-CLAMP} \)

Electrical Characteristics (Note 4)
Unless otherwise specified, all limits are guaranteed for \( T_A = 25°C, V_{CC} = 3.3V, R_{EXT} = 10k\Omega \) 1%, \( R_L = 10k\Omega \), \( C_L < 10 \mu F \).

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of \( T_{JMAX} \), \( \theta_{JA} \). All numbers apply for packages soldered directly onto a PC board.

Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that \( T_J = T_A \). No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where \( T_J > T_A \).

Note 5: Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using the Statistical Quality Control (SQC) method.

Note 7: All voltages are measured with respect to GND, unless otherwise specified.

Note 8: \( V_{IN-AMPL} + V_{IN-CLAMP} \) should not exceed \( V_{CC} \).

Note 9: Tested with 480I signal.

Note 10: Tested with 1080P signal.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Conditions</th>
<th>Min (Note 6)</th>
<th>Typ (Note 5)</th>
<th>Max (Note 6)</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{CC} )</td>
<td>Supply Current</td>
<td>No input signal</td>
<td>( V_{CC} = 3.3V )</td>
<td>10.5</td>
<td>12.5</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( V_{CC} = 5V )</td>
<td>12.0</td>
<td>14.0</td>
<td></td>
</tr>
</tbody>
</table>

Video Input Specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IN-SYNC} )</td>
<td>Input Sync Amplitude</td>
<td>Amplitude from negative sync tip to video blanking level for SD/EDTV bi-level sync (Notes 8, 9)</td>
<td>0.14</td>
<td>0.30</td>
<td>0.60</td>
<td>( V_{pp} )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Amplitude from negative to positive sync tips for HDTV tri-level sync (Notes 8, 10)</td>
<td>0.30</td>
<td>0.60</td>
<td>1.20</td>
<td></td>
</tr>
<tr>
<td>( V_{IN-CLAMP} )</td>
<td>Input Sync Tip Clamp Level</td>
<td></td>
<td>0.7</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( V_{IN-SLICE} )</td>
<td>Input Sync Slice Level</td>
<td>Slicing level above ( V_{IN-CLAMP} )</td>
<td>70</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
</tbody>
</table>

Logic Output Specifications (Note 12)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{OL} )</td>
<td>Output Logic 0</td>
<td>See output load conditions above</td>
<td>( V_{CC} = 3.3V )</td>
<td>0.3</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( V_{CC} = 5V )</td>
<td>0.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{OH} )</td>
<td>Output Logic 1</td>
<td>See output load conditions above</td>
<td>( V_{CC} = 3.3V )</td>
<td>3.0</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>( V_{CC} = 5V )</td>
<td>4.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{SYNC-LOCK} )</td>
<td>Sync Lock Time</td>
<td>Time for the output signals to be correct after the video signal settles at ( V_{IN} ) following a significant input change. See Start-Up Time section for more information</td>
<td>2</td>
<td></td>
<td></td>
<td>V periods</td>
</tr>
<tr>
<td>( T_{VSOUT} )</td>
<td>Vertical Sync Output Pulse Width</td>
<td>Serration Pulses in the Vertical Interval. See Figures 3, 4, 5, 6, 7, 8 for SDTV, EDTV &amp; HDTV Vertical Interval Timing</td>
<td>3</td>
<td></td>
<td></td>
<td>H periods</td>
</tr>
</tbody>
</table>
Note 11: Maximum voltage offset (DC bounce) between 2 consecutive input sync tips must be less than 25 mVpp, otherwise, this may cause incorrect output signals to occur.

Note 12: Outputs are negative-polarity logic signals, except for Odd/Even Field.

LMH1980 Test Circuit

The LMH1980 test circuit is shown in Figure 2. The video generator should provide a clean, low-noise video input signal with minimal sync pulse overshoot over 75 Ω coaxial cable, which should be impedance-matched with a 75 Ω load termination resistor to prevent unwanted signal distortion. The output waveforms should be monitored using a low-capacitance probe on an oscilloscope with at least 500 MHz bandwidth. See the PCB LAYOUT CONSIDERATIONS section for more information about signal and supply trace routing and component placement. Also, refer to the “LMH1980 Evaluation Board Instruction Manual” Application Note (AN-1618).
SDTV Vertical Interval Timing Diagrams (NTSC, PAL, 480I, 576I)

FIGURE 3. NTSC Odd Field Vertical Interval

FIGURE 4. NTSC Even Field Vertical Interval
EDTV Vertical Interval Timing Diagram (480P, 576P)

![EDTV Vertical Interval Timing Diagram](image)

FIGURE 5. 480P Vertical Interval

HDTV Vertical Interval Timing Diagram (720P, 1080P)

![HDTV Vertical Interval Timing Diagram](image)

FIGURE 6. 720P (1080P) Vertical Interval
HDTV Vertical Interval Timing Diagrams (1080I)

FIGURE 7. 1080I Field 1 Vertical Interval

FIGURE 8. 1080I Field 2 Vertical Interval
SD/EDTV Horizontal Interval Timing Diagram

**SDTV Horizontal Interval Timing Characteristics**

\( V_{CC} = 3.3 \text{V} \), \( T_A = 25^\circ \text{C} \), No Input Filter, PAL Video Input from Tek TG700 Generator with AVG7 SD video module

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Typ</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{d_{CSOUT}} )</td>
<td>Composite Sync Output Propagation Delay from Input Sync Reference (( O_H ))</td>
<td>See Figure 9</td>
<td>525</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{d_{HSOUT}} )</td>
<td>Horizontal Sync Output Propagation Delay from Input Sync Reference (( O_H ))</td>
<td>See Figure 9</td>
<td>530</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{d_{BPOUT}} )</td>
<td>Burst/Back Porch Timing Output Propagation Delay from Input Sync Trailing Edge</td>
<td>See Figure 9</td>
<td>400</td>
<td>ns</td>
</tr>
<tr>
<td>( T_{HSOUT} )</td>
<td>Horizontal Sync Output Pulse Width</td>
<td>See Figure 9</td>
<td>2.5</td>
<td>µs</td>
</tr>
<tr>
<td>( T_{BPOUT} )</td>
<td>Burst/Back Porch Timing Output Pulse Width</td>
<td>See Figure 9</td>
<td>3.0</td>
<td>µs</td>
</tr>
</tbody>
</table>

**EDTV Horizontal Interval Timing Characteristics**

\( V_{CC} = 3.3 \text{V} \), \( T_A = 25^\circ \text{C} \), No Input Filter, 576P Video Input from Tek TG700 Generator with AVG7 SD module

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Typ</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{d_{CSOUT}} )</td>
<td>Composite Sync Output Propagation Delay from Input Sync Reference (( O_H ))</td>
<td>See Figure 9</td>
<td>170</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{d_{HSOUT}} )</td>
<td>Horizontal Sync Output Propagation Delay from Input Sync Reference (( O_H ))</td>
<td>See Figure 9</td>
<td>175</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{d_{BPOUT}} )</td>
<td>Burst/Back Porch Timing Output Propagation Delay from Input Sync Trailing Edge</td>
<td>See Figure 9</td>
<td>485</td>
<td>ns</td>
</tr>
<tr>
<td>( T_{HSOUT} )</td>
<td>Horizontal Sync Output Pulse Width</td>
<td>See Figure 9</td>
<td>2.3</td>
<td>µs</td>
</tr>
<tr>
<td>( T_{BPOUT} )</td>
<td>Burst/Back Porch Timing Output Pulse Width</td>
<td>See Figure 9</td>
<td>350</td>
<td>ns</td>
</tr>
</tbody>
</table>
HDTV Horizontal Interval Timing Diagram

HDTV Horizontal Interval Timing Characteristics

$V_{CC} = 3.3V$, $T_A = 25°C$, No Input Filter, 1080i Video Input from Tek TG700 Generator with AWVG7 HD module

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Typ</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{d_{CSOUT}}$</td>
<td>Composite Sync Output Propagation Delay from Input Sync Leading Edge</td>
<td>See Figure 10</td>
<td>150</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{d_{HSOUT}}$</td>
<td>Horizontal Sync Output Propagation Delay from Input Sync Reference ($O_H$)</td>
<td>See Figure 10</td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{d_{BPOUT}}$</td>
<td>Burst/Back Porch Timing Output Propagation Delay from Input Sync Trailing Edge</td>
<td>See Figure 10</td>
<td>450</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{HSOUT}$</td>
<td>Horizontal Sync Output Pulse Width</td>
<td>See Figure 10</td>
<td>525</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{BPOUT}$</td>
<td>Burst/Back Porch Timing Output Pulse Width</td>
<td>See Figure 10</td>
<td>350</td>
<td>ns</td>
</tr>
</tbody>
</table>
**Application Information**

**GENERAL DESCRIPTION**

The LMH1980 is designed to extract the timing information from various video formats with standard and non-standard vertical serration and output the syncs and relevant timing signals in CMOS logic. Its advanced features and easy application make it ideal for consumer, professional, and industrial video systems where sync timing needs to be extracted from SD, HD, and PC video signals. The device can operate from a supply voltage between 3.3V and 5V. The only required external components are bypass capacitors between the Vcc and GND pins, input coupling capacitor (Cin) from the signal source to the VIN pin, and a fixed-value 1% precision resistor between the REXT and GND pins. Refer to the test circuit in Figure 2.

**REXT Resistor**

The precision external resistor (REXT) establishes the internal bias current and precise reference voltage for the LMH1980. For optimal performance, REXT should be a 10 kΩ 1% precision resistor with a low temperature coefficient to ensure proper operation over a wide temperature range. Using a REXT resistor with less precision may result in reduced performance (like worse performance, increased propagation delay variation, or reduced input sync amplitude range) against temperature, supply voltage, input signal, or part-to-part variations.

**Note:** The REXT resistor used with the LMH1980 serves a different function than the "RSET resistor" used with other previous sync separators, like the LM1881. For the LM1881, the RSET value needed to be adjusted externally to support different input line rates. For the LMH1980, the REXT value is fixed, and the device automatically detects the input line rate to support various video formats without electrical or physical intervention.

**Automatic Format Detection and Switching**

Automatic format detection eliminates the need for adjusting an external RSET resistor or programming via a microcontroller. The device outputs will respond correctly to a switch in video format after a sufficient start-up time has been satisfied, usually within 1 to 2 fields of video. Unlike other sync separators, the LMH1980 does not require the power to be cycled in order to produce correct outputs after a significant change to the input signal. See the Start-up Time section for more details.

**Fixed-Level Sync Slicing**

The LMH1980 uses fixed-level sync slicing for video inputs with an amplitude from 0.5Vpp to 2Vpp, which allows for proper sync separation even for improperly terminated or attenuated input signals. The fixed-level sync slicing threshold is nominally 70 mV above the clamped sync tip. This means that for a minimum video input signal amplitude of 0.5Vpp, the slicing level is near the mid-point of the sync pulse amplitude. This slicing level is independent of the input signal amplitude; therefore, for a 2Vpp input, the slicing level occurs at 12% of the sync pulse amplitude.

**Input Considerations**

The LMH1980 supports sync separation for analog CVBS, Y (luma) from Y/C and YP_PPR and G (sync on green) from GBR/RGsB, as specified in the following video standards:
- Composite Video (CVBS) and S-Video (Y/C): SMPTE 170M (NTSC), ITU-R BT.470 (PAL)
  EDTV: ITU-R BT.1358 (480P, 576P)
- HDTV: SMPTE 296M (720P), SMPTE 274M (1080iP), SMPTE RP 211 (1080PsF)
- PC Graphics (RGsB): VESA Monitor Timing Standards and Guidelines Version 1.0, Revision 0.8
- Non-Standard Video: Composite NTSC & PAL (or Component 480i & 576i) without vertical serration & equalization pulses (i.e.: from logical OR-ing of H & V signals)

**Input Termination**

The video source should be load terminated with a 75Ω resistor to ensure correct video signal amplitude and minimize signal distortion due to reflections. In extreme cases, the LMH1980 can handle non-terminated or double-terminated input conditions, assuming 1Vpp signal amplitude for normally terminated video.

**Input Filtering**

An external filter is recommended if the video signal has large chroma amplitude that extends near the sync tip and/or has considerable high-frequency noise, so they do not interfere with sync separation. A simple RC low-pass chroma filter with a series resistor (Rs) and a filter capacitor (Cf) to ground can be used to sufficiently attenuate chroma such that minimum peak of its amplitude is above the slicing level and also to improve the overall signal-to-noise ratio. To achieve the desired filter cutoff frequency, it's advised to vary Cf such that Rs small (i.e.: 100 Ω) to minimize sync tip clipping due to the voltage drop across Rs. Keep in mind that as the cutoff frequency decreases, the LMH1980 output propagation delays increase, which could affect the timing relationship between the sync and video signals.

In applications where the chroma filter needs to be disabled when HD video is input, it is possible to use a transistor switch (Q1) controlled by the HD flag (pin 5) to open Cf's connection to ground as shown in Figure 11. When a HD tri-level sync input signal is applied, the HD will output logic low (following a brief delay for auto format detection) and Q1 will turn off to disable the chroma filter, which is intended for SD composite video only. When a SD bi-level sync signal (i.e.: NTSC/PAL) is applied, the HD will output logic high and Q1 will turn on to enable the chroma filter.

**Important:** If the filter cutoff frequency (fCf) is set too low and HD video is applied, the filter can severely roll off and attenuate the input's high-bandwidth tri-level sync pulses such that the LMH1980 cannot detect a valid HD input signal. If the LMH1980 cannot detect a valid HD input, then the HD flag will never change from logic high to low and the switch-controlled filter will never be disabled via Q1. In other words, fCf should not be set too low that the filter impairs the LMH1980's ability to detect a valid HD input. The values of Rs and Cf shown in Figure 11 give fCf=2.79 MHz (about -4 dB at 3.58 MHz NTSC subcarrier frequency) without impairing HD video format detection.
If some high-frequency noise filtering is needed for all video off and attenuate the sync pulses such that the LMH1980 band-limit a high-bandwidth PC video signal, which could roll-case) and enable the filter. A chroma filter could severely cause HD be removed to disable chroma filtering. This is necessary be-

If a PC video input with bi-level sync is to be used, Callel but outside of the transistor switch. When Q1 is turned on, then C1 and C2 will be connected in parallel (C1+C2)

Input Coupling Capacitor
The input signal should be AC coupled to the V_in (pin 4) of the LMH1980 with a properly chosen coupling capacitor, C_IN. The primary consideration in choosing C_IN is whether the LMH1980 will interface with video sources using an AC-coupled output stage. If AC-coupled video sources are expected in the end-application, then it’s recommended to choose a small C_IN value such as 0.01 µF to avoid missing sync output pulses due to average picture level changes. It’s important to note that video sources with an AC-coupled output will cause video-dependent jitter at the HSync output of the sync separator. When only DC-coupled video sources are expected, a larger value for C_IN may be used without concern for missing sync output pulses. A smaller C_IN value can be used to increase rejection of source AC hum components and also reduce start-up time regardless of the video source’s output coupling type.

START-UP TIME
When there is a significant change to the video input signal, such as sudden signal switching in, signal attenuation (i.e.: load termination added via loop through) or signal gain (i.e.: load termination removed), the quiescent operation of the LMH1980 will be disrupted. During this dynamic input condition, the LMH1980 outputs may not be correct but will recover to valid signals after a predictable start-up time, which consists of an adjustable input settling time and a predetermined “sync lock time”.

Input Settling Time and Coupling Capacitor Selection
Following a significant input condition, the negative sync tip of the AC-coupled signal settles to the input clamp voltage as the coupling capacitor, C_IN, recovers a quiescent DC voltage via the dynamic clamp current through V_IN. Because C_IN determines the input settling time, its capacitance value is critical when minimizing overall start-up time. A smaller C_IN value yields shorter settling time at the expense of increased line droop voltage, whereas a larger one yields reduced line droop but longer settling time. Settling time is proportional to the value of C_IN, so doubling C_IN will also double the settling time.

Sync Lock Time
In addition to settling time, the LMH1980 has a predetermined sync lock time, T_SYNC-Lock, before the outputs are correct. Once the AC-coupled input has settled enough, the LMH1980 needs time to detect the valid video signal and apply fixed-level sync slicing before the output signals are correct. For practical values of C_IN, T_SYNC-Lock is typically less than 1 or 2 video fields in duration starting from the 1st valid VSync output pulse to the valid HSync pulses beginning thereafter. VSync and HSync pulses are considered valid when they align correctly with the input’s vertical and horizontal sync intervals.

It is recommended for the outputs to be applied to the system after the start-up time is satisfied and outputs are valid. For example, the oscilloscope screenshot in Figure 12 shows a typical start-up time within 1 video field from when an NTSC signal is just applied to when the LMH1980 outputs are valid.

LOGIC OUTPUTS
In the absence of a video input signal, the LMH1980 outputs are logic high except for the odd/even field, which is undefined and depends on its previous state, and the composite sync output.

Horizontal Sync Output
HSOUT (pin 6) produces a negative-polarity horizontal sync signal, or HSync, extracted from the input signal. For bi-level and tri-level sync signals, HSync’s negative-going leading edge is derived from the input’s sync reference, O_H, with a propagation delay.

Important: The HSync output has good performance on its negative-going leading edge, so it should be used as the reference to a negative-edge triggered PLL input. If HSync is used as the reference to a positive-edge triggered PLL input, like in some FPGAs, the signal must be inverted first to produce a positive-polarity HSync signal (i.e.: positive-going leading edge) before the PLL input. HSync’s trailing edge should not be used as the reference to a PLL because for a NTSC/PAL input, the input’s half-width pulses (½T_SYNC) in the vertical interval cause the trailing edges of the HSync output to occur earlier than for the normal-width sync pulses (T_SYNC). This bi-modal timing variation on HSync’s trailing edge, as shown in Figure 13, could affect the performance of the PLL. The bi-modal trailing edge timing also occurs on the CSync output as well.
segmented frame formats, the odd/even output is logic high. OEOUT (pin 10) provides an odd/even field output signal, which facilitates identification of odd and even fields for interlaced or segmented frame (sF) formats. For interlaced or segmented frame formats, the odd/even output is logic high during an odd field (field 1) and logic low during an even field (field 2). The odd/even output edge transitions align with VSync's leading edge to designate the start of odd and even fields. For progressive (non-interlaced) video formats, the output is held constantly at logic high.

**HD Detect Flag Output**

RD (pin 5) is an active-low flag output that only outputs a logic low signal when a valid HD video input (i.e.: 720P, 1080I and 1080P) with tri-level sync is detected; otherwise, it will output logic high. Note that there is a processing delay (within 1 to 2 video fields) from when an HD video signal is applied to when the outputs are correct and the RD flag changes from logic high (default) to logic low, to indicate a valid HD input has been detected.

The RD flag can be used to disable an external switch-controlled SD chroma filter when HD video is detected and conversely, enable it when HD video is detected. This is important because a non-switched chroma filter attenuates signal components above 500 kHz to 3 MHz, which could roll-off and/or attenuate the high bandwidth HD tri-level sync signal prior to the LMH1980 and may increase output propagation delay and jitter. See the Input Filtering section for more information.

**ADDITIONAL CONSIDERATIONS**

**Using an AC-Coupled Video Source into the LMH1980**

An AC coupled video source typically has a 100 µF or larger output coupling capacitor (C_{OUT}) for protection and to remove the DC bias of the amplifier output from the video signal. When the video source is load terminated, the average value of the video signal will shift dynamically as the video duty cycle varies due to the averaging effect of the C_{OUT} and termination resistors. The average picture level or APL of the video content is closely related to the duty cycle. For example, a significant decrease in APL such as a white-to-black field transition will cause a positive-going shift in the sync tips characterized by the source's RC time constant, t_{RC-\text{OUT}}. C_{OUT} (150Ω). The LMH1980's input clamp circuitry may have difficulty stabilizing the input signal under this type of shifting; consequently, the unstable signal at V_{IN} may cause missing sync output pulses to result, unless a proper value for C_{IN} is chosen.

To avoid this potential problem when interfacing AC-coupled sources to the LMH1980, it's necessary to introduce a voltage droop component via C_{IN} to compensate for signal shifting related to changes in the APL. This can be accomplished by selecting C_{IN} such that the effective time constant of the LMH1980's input circuit, t_{RC-\text{IN}} is less than t_{RC-\text{OUT}}. The effective time constant of the input circuit can be approximated as: t_{RC-\text{IN}} = (R_{S} + R_{I})C_{IN}T_{\text{LINE}}/T_{\text{CLAMP}} where R_{S} = 250 \text{ ns} for NTSC, and T_{\text{CLAMP}} = 250 \text{ ns} (internal clamp duration). A white-to-black field transition in NTSC video through C_{OUT} will exhibit the maximum sync tip shifting due to its long line period (T_{\text{LINE}}). By setting t_{RC-\text{IN}} < t_{RC-\text{OUT}}, the maximum value of C_{IN} can be calculated to ensure proper operation under this worst-case condition.

For instance, t_{RC-\text{OUT}} is about 33 ms for C_{OUT} = 220 µF. To ensure t_{RC-\text{IN}} < t_{RC-\text{OUT}}, C_{IN} must be about 100 nF or less. By choosing C_{IN} = 47 nF, the LMH1980 will function properly with AC-coupled video sources using C_{OUT}

**PCB LAYOUT CONSIDERATIONS**

Please refer to the “LMH1980 Evaluation Board Instruction Manual” Application Note (AN-1618) for a good PCB layout.
example, which adheres to the following suggestions for component placement and signal routing.

**LMH1980 IC Placement**
The LMH1980 should be placed such that critical signal paths are short and direct to minimize PCB parasitics from degrading the video input and logic output signals.

**Ground Plane**
A two-layer, FR-4 PCB is sufficient for this device. One of the PCB layers should be dedicated to a single, solid ground plane that connects to the GND pin of the device and connects to other components, serving as the common ground reference. It also helps to reduce trace inductances and minimize ground loops. Routing supply and signal traces on another layer can help to maintain as much ground plane continuity as possible.

**Power Supply Routing**
The power supply pin should be connected using short traces with minimal inductance. When routing the supply traces, try not to disrupt the solid ground plane.
For high frequency bypassing, place 0.1 μF and 0.01 μF SMD ceramic bypass capacitors with very short connections to $V_{CC}$ and GND pins. Place a 4.7 or 10 μF SMD tantalum bypass capacitor nearby the $V_{CC}$ for low frequency supply bypassing.

**$R_{EXT}$ Resistor**
The $R_{EXT}$ resistor should be a 10 kΩ 1% SMD precision resistor. Place $R_{EXT}$ as close as possible to the device and connect to pin 1 and the ground plane using the shortest possible connections. All input and output signals should be kept as far as possible from this pin to prevent unwanted signals from coupling into this bias reference pin.

**Video Input**
The input signal path should be routed using short, direct traces between video source and input pin. Use a 75 Ω load termination on the board, if not on the cable. If applicable, the chroma filter components should be connected using short traces and the filter capacitor should be connected to the ground plane. There should be a sufficient return path from the LMH1980 back to the input source via the ground plane.

**Output Routing**
The output signal paths should be routed using short, direct traces to minimize parasitic effects that may degrade these high-speed logic signals. The logic outputs do not have high output drive capability. Each output should have a resistive load of about 10kΩ or more and capacitive load of about 10pF including parasitic capacitances for optimal signal quality. Each output can be protected against brief short-circuit events using a small series resistor, like 100 Ω, to limit output current.
**Physical Dimensions** inches (millimeters) unless otherwise noted

**10-Pin MSOP
NS Package Number MUB10A**

**CONTROLLING DIMENSION IS INCH  VALUES IN[] ARE MILLIMETERS**

DIMENSIONS IN [ ] FOR REFERENCE ONLY

MUB10A (Rev B)