

# 101 dB, 192 kHz, Multi-Bit Audio A/D Converter

#### **Features**

- ♦ Advanced Multi-bit Delta Sigma Architecture
- ♦ 24-bit Conversion
- ♦ Supports All Audio Sample Rates Including 192 kHz
- ♦ 101 dB Dynamic Range at 5 V
- ◆ -94 dB THD+N
- ♦ High-Pass Filter to Remove DC Offsets
- ♦ Analog/Digital Core Supplies from 3.3 V to 5 V
- ♦ Supports Logic Levels between 1.8 V and 5 V
- Low-Latency Digital Filter
- ♦ Auto-Mode Selection
- ♦ Pin Compatible with the CS5341


## **General Description**

The CS5340 is a complete analog-to-digital converter for digital audio systems. It performs sampling, analog-to-digital conversion, and anti-alias filtering, generating 24-bit values for both left and right inputs in serial form at sample rates up to 200 kHz per channel.

The CS5340 uses a 5th-order, multi-bit Delta-Sigma modulator followed by digital filtering and decimation, which removes the need for an external anti-alias filter.

The CS5340 is ideal for audio systems requiring wide dynamic range, negligible distortion and low noise, such as set-top boxes, DVD-karaoke players, DVD recorders, A/V receivers, and automotive applications.

See "Ordering Information" on page 3.



Preliminary Product Information

This document contains information for a new product.

Cirrus Logic reserves the right to modify this product without notice.





# TABLE OF CONTENTS

1. CHARACTERISTICS AND SPECIFICATIONS	4
SPECIFIED OPERATING CONDITIONS	4
ABSOLUTE MAXIMUM RATINGS	4
ANALOG CHARACTERISTICS (CS5340-CZZ)	5
ANALOG CHARACTERISTICS (CS5340-DZZ)	7
DIGITAL FILTER CHARACTERISTICS (CS5340-CZZ/DZZ)	9
DC ELECTRICAL CHARACTERISTICS	
DIGITAL CHARACTERISTICS	12
THERMAL CHARACTERISTICS	
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT	13
2 PIN DESCRIPTION	15
3 TYPICAL CONNECTION DIAGRAM	
4. APPLICATIONS	
4.1 Single, Double, and Quad-Speed Modes	17
4.2 Operation as Either a Clock Master or Slave	
4.3 Serial Audio Interface	
4.4 Power-Up Sequence	
4.5 Analog Connections	20
4.6 Grounding and Power Supply Decoupling	
4.7 Synchronization of Multiple Devices	
4.8 Capacitor Size on the Reference Pin (FILT+)	
5. PARAMETER DEFINITIONS	22
6. PACKAGE DIMENSIONS	23
7. REVISION HISTORY	24
LIST OF FIGURES  Figure 1. Single-Speed Mode Stophand Rejection	10
Figure 1. Single-Speed Mode Stopband Rejection	
Figure 1. Single-Speed Mode Stopband RejectionFigure 2. Single-Speed Mode Stopband Rejection	10
Figure 1. Single-Speed Mode Stopband Rejection	10 10
Figure 1. Single-Speed Mode Stopband Rejection	10 10 10
Figure 1. Single-Speed Mode Stopband Rejection	10 10 10
Figure 1. Single-Speed Mode Stopband Rejection	
Figure 1. Single-Speed Mode Stopband Rejection	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail).  Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection.  Figure 6. Double-Speed Mode Stopband Rejection.  Figure 7. Double-Speed Mode Transition Band (Detail)  Figure 8. Double-Speed Mode Passband Ripple	10 10 10 10 11
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Transition Band (Detail)	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Transition Band (Detail) Figure 12. Quad-Speed Mode Passband Ripple	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Transition Band (Detail) Figure 12. Quad-Speed Mode Passband Ripple Figure 13. Master Mode, Left-Justified SAI	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail).  Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Transition Band (Detail) Figure 12. Quad-Speed Mode Passband Ripple Figure 13. Master Mode, Left-Justified SAI Figure 14. Slave Mode, Left-Justified SAI	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Transition Band (Detail) Figure 12. Quad-Speed Mode Passband Ripple Figure 13. Master Mode, Left-Justified SAI Figure 14. Slave Mode, Left-Justified SAI Figure 15. Master Mode, I <sup>2</sup> S SAI	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Stopband Rejection Figure 12. Quad-Speed Mode Transition Band (Detail) Figure 13. Master Mode Passband Ripple Figure 14. Slave Mode, Left-Justified SAI Figure 15. Master Mode, I <sup>2</sup> S SAI Figure 16. Slave Mode, I <sup>2</sup> S SAI	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Transition Band (Detail) Figure 12. Quad-Speed Mode Passband Ripple Figure 13. Master Mode, Left-Justified SAI Figure 14. Slave Mode, Left-Justified SAI Figure 15. Master Mode, I <sup>2</sup> S SAI Figure 16. Slave Mode, I <sup>2</sup> S SAI Figure 17. Typical Connection Diagram	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Transition Band (Detail) Figure 12. Quad-Speed Mode Passband Ripple Figure 13. Master Mode, Left-Justified SAI Figure 14. Slave Mode, Left-Justified SAI Figure 15. Master Mode, I <sup>2</sup> S SAI Figure 16. Slave Mode, I <sup>2</sup> S SAI Figure 17. Typical Connection Diagram Figure 18. CS5340 Master Mode Clocking	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Transition Band (Detail) Figure 12. Quad-Speed Mode Passband Ripple Figure 13. Master Mode Passband Ripple Figure 14. Slave Mode, Left-Justified SAI Figure 15. Master Mode, Left-Justified SAI Figure 16. Slave Mode, I <sup>2</sup> S SAI Figure 17. Typical Connection Diagram Figure 18. CS5340 Master Mode Clocking Figure 19. Left-Justified Serial Audio Interface	
Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband Rejection Figure 3. Single-Speed Mode Transition Band (Detail) Figure 4. Single-Speed Mode Passband Ripple Figure 5. Double-Speed Mode Stopband Rejection Figure 6. Double-Speed Mode Stopband Rejection Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband Ripple Figure 9. Quad-Speed Mode Stopband Rejection Figure 10. Quad-Speed Mode Stopband Rejection Figure 11. Quad-Speed Mode Transition Band (Detail) Figure 12. Quad-Speed Mode Passband Ripple Figure 13. Master Mode, Left-Justified SAI Figure 14. Slave Mode, Left-Justified SAI Figure 15. Master Mode, I <sup>2</sup> S SAI Figure 16. Slave Mode, I <sup>2</sup> S SAI Figure 17. Typical Connection Diagram Figure 18. CS5340 Master Mode Clocking	



## **LIST OF TABLES**

Table 1.	Speed Modes and the Associated Output Sample Rates (Fs)	17
Table 2.	CS5340 Mode Control	17
Table 3.	Master Clock (MCLK) Ratios	19
	Master Clock (MCLK) Frequencies for Standard Audio Sample Rates	
Table 5.	Revision History	24

## **ORDERING INFORMATION**

Product	Description	Package	Pb-Free	Grade	Temp Range	Container	Order #
CS5340	101 dB, 192 kHz, Multi-Bit	16-TSSOP	YES	Commercial	-10° to +70° C	Bulk	CS5340-CZZ
C33340	Audio A/D Converter	10-1330F	-1990P TES COMM		-10 to +70 C	Tape & Reel	CS5340-CZZR
CS5340	101 dB, 192 kHz, Multi-Bit	16-TSSOP	YES	Automotivo	-40° to +85° C	Bulk	CS5340-DZZ
C33340	Audio A/D Converter	16-1330P	163	Automotive	-40 10 +65 C	Tape & Reel	CS5340-DZZR
CDR5340	CS5340 Evaluation	_	_	_	_	_	CDB5340
CDB5340	Board	_	_	-	_	_	CDD3340



## 1. CHARACTERISTICS AND SPECIFICATIONS

(All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at typical supply voltages and  $T_A = 25^{\circ}C$ .)

## SPECIFIED OPERATING CONDITIONS

(GND = 0 V, all voltages with respect to 0 V.)

Parameter		Symbol	Min	Тур	Max	Unit
Power Supplies	Analog	VA	3.1	(Note 1)	5.25	V
	Digital	VD	3.1	3.3	5.25	V
	Logic	VL	1.7	3.3	5.25	V
Ambient Operating Temperature	Commercial (-CZZ)	70	-10	-	70	°C
	Automotive (-DZZ)	$T_{AC}$	-40	-	85	°C

#### Notes:

1. This part is specified at typical analog voltages of 3.3 V and 5.0 V. See *Analog Characteristics (CS5340-CZZ)* and *Analog Characteristics (CS5340-DZZ)*, below, for details.

#### **ABSOLUTE MAXIMUM RATINGS**

(GND = 0 V, All voltages with respect to ground.) (Note 3)

Parameter		Symbol	Min	Max	Units
DC Power Supplies:	Analog	VA	-0.3	+6.0	V
	Logic	VL	-0.3	+6.0	V
	Digital	VD	-0.3	+6.0	V
Input Current	(Note 4)	l <sub>in</sub>	-10	+10	mA
Analog Input Voltage	(Note 2)	V <sub>IN</sub>	GND-0.7	VA+0.7	V
Digital Input Voltage	(Note 2)	V <sub>IND</sub>	-0.7	VL+0.7	V
Ambient Operating Temperature (Power Applied)		T <sub>A</sub>	-50	+95	°C
Storage Temperature		T <sub>stg</sub>	-65	+150	°C

- 2. Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.
- 3. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause SRC latch-up.
- 4. The maximum over/under voltage is limited by the input current.



# **ANALOG CHARACTERISTICS (CS5340-CZZ)**

Test conditions (unless otherwise specified): Input test signal is a 1 kHz sine wave; measurement bandwidth is 10 Hz to 20 kHz.

Parameter		Symbol	Min	Тур	Max	Unit
VA = 3.3 V						
Single-Speed Mode	Fs = 48 kHz					
Dynamic Range	A-weighted unweighted		92 89	98 95	-	dB dB
Total Harmonic Distortion + Noise	(Note 5) -1 dB -20 dB -60 dB	THD+N	- - -	-91 -75 -35	-85 - -	dB dB dB
Double-Speed Mode	Fs = 96 kHz					
Dynamic Range 40 kHz ba	A-weighted unweighted andwidth unweighted		92 89 -	98 95 92	- - -	dB dB dB
Total Harmonic Distortion + Noise  40 kHz bar	(Note 5) -1 dB -20 dB -60 dB andwidth -1 dB	THD+N		-91 -75 -35 -85	-85 - - -	dB dB dB dB
Quad-Speed Mode	Fs = 192 kHz		l	I	ı	l
Dynamic Range 40 kHz ba	A-weighted unweighted andwidth unweighted		92 89 -	98 95 92	- - -	dB dB dB
Total Harmonic Distortion + Noise  40 kHz bar	(Note 5) -1 dB -20 dB -60 dB ndwidth -1 dB	THD+N	- - -	-91 -75 -35 -85	-85 - -	dB dB dB dB
VA = 5.0 V			l	l	ı	l
Single-Speed Mode	Fs = 48 kHz					
Dynamic Range	A-weighted unweighted		95 92	101 98	-	dB dB
Total Harmonic Distortion + Noise	(Note 5) -1 dB -20 dB -60 dB	THD+N	- - -	-94 -78 -38	-88 - -	dB dB dB



Double-Speed Mode Fs = 96 kHz					
Dynamic Range A-weighted		95	101	-	dB
unweighted 40 kHz bandwidth unweighted		92	98 95	-	dB dB
		_	95	_	UD
Total Harmonic Distortion + Noise (Note 5)	THD+N		-94	-88	dB
-20 dB		_	-94 -78	-00	dB
-60 dB		-	-38	-	dB
40 kHz bandwidth -1 dB		-	-91	-	dB
Quad-Speed Mode Fs = 192 kHz					
Dynamic Range A-weighted		95	101	-	dB
unweighted		92	98	-	dB
40 kHz bandwidth unweighted		-	95	-	dB
Total Harmonic Distortion + Noise (Note 5)	THD+N				
-1 dB		-	-94	-88	dB
-20 dB -60 dB		-	-78 -38	-	dB dB
40 kHz bandwidth -1 dB		_	-36 -91	-	dB
Dynamic Performance for All Modes					
Interchannel Isolation		-	90	-	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Error		-5	-	5	%
Gain Drift		-	±100	-	ppm/°C
Analog Input Characteristics					
Full-scale Input Voltage		0.53*V A	0.56*VA	0.59*V A	Vpp
Input Impedance		-	25	-	kΩ

5. Referred to the typical full-scale input voltage



# **ANALOG CHARACTERISTICS (CS5340-DZZ)**

Test conditions (unless otherwise specified): Input test signal is a 1 kHz sine wave; measurement bandwidth is 10 Hz to 20 kHz.

Parameter		Symbol	Min	Тур	Max	Unit
VA = 3.3 V						
Single-Speed Mode	Fs = 48 kHz					
Dynamic Range	A-weighted unweighted		90 87	98 95		dB dB
Total Harmonic Distortion + Noise	(Note 6) -1 dB -20 dB -60 dB	THD+N	- - -	-91 -75 -35	-83 - -	dB dB dB
Double-Speed Mode	Fs = 96 <i>kHz</i>					
Dynamic Range 40 kHz ba	A-weighted unweighted andwidth unweighted		90 87 -	98 95 92	- - -	dB dB dB
Total Harmonic Distortion + Noise  40 kHz bar	(Note 6) -1 dB -20 dB -60 dB andwidth -1 dB	THD+N		-91 -75 -35 -85	-83 - - -	dB dB dB dB
Quad-Speed Mode	Fs = 192 kHz				ı	I
Dynamic Range 40 kHz ba	A-weighted unweighted andwidth unweighted		90 87 -	98 95 92	- - -	dB dB dB
Total Harmonic Distortion + Noise  40 kHz bar	(Note 6) -1 dB -20 dB -60 dB ndwidth -1 dB	THD+N	- - -	-91 -75 -35 -85	-83 - -	dB dB dB dB
VA = 5.0 V						
Single-Speed Mode	Fs = 48 kHz					
Dynamic Range	A-weighted unweighted		93 90	101 98	-	dB dB
Total Harmonic Distortion + Noise	(Note 6) -1 dB -20 dB -60 dB	THD+N		-94 -78 -38	-86 - -	dB dB dB



Dynamic Range  A-weighted unweighted  40 kHz bandwidth unweighted  Total Harmonic Distortion + Noise  (Note 6)  -1 dB  -20 dB  -60 dB  40 kHz bandwidth -1 dB   Quad-Speed Mode  Fs = 192 kHz	THD+N	93 90 - - - - -	101 98 95 -94 -78 -38 -91	- - -86 - -	dB dB dB dB dB dB
40 kHz bandwidth unweighted  Total Harmonic Distortion + Noise (Note 6)  -1 dB -20 dB -60 dB 40 kHz bandwidth -1 dB	THD+N	- - - -	95 -94 -78 -38	- -86 - - -	dB dB dB dB
Total Harmonic Distortion + Noise (Note 6)  -1 dB -20 dB -60 dB 40 kHz bandwidth -1 dB	THD+N	- - - - -	-94 -78 -38	-86 - - -	dB dB dB
-1 dB -20 dB -60 dB 40 kHz bandwidth -1 dB	THD+N	- - - -	-78 -38	-86 - - -	dB dB
-20 dB -60 dB 40 kHz bandwidth -1 dB			-78 -38	-86 - - -	dB dB
-60 dB 40 kHz bandwidth -1 dB			-38	- - -	dB
40 kHz bandwidth -1 dB				-	-
<u>l</u>		-	-91	-	dB
Quad-Speed Mode Fs = 192 kHz		93			
		93			
Dynamic Range A-weighted		33	101	-	dB
unweighted		90	98	-	dB
40 kHz bandwidth unweighted		-	95	-	dB
Total Harmonic Distortion + Noise (Note 6)	THD+N				
-1 dB		-	-94	-86	dB
-20 dB		-	-78	-	dB
-60 dB		-	-38	-	dB
40 kHz bandwidth -1 dB		-	-91	-	dB
Dynamic Performance for All Modes					
Interchannel Isolation		-	90	-	dB
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Error		-10	-	10	%
Gain Drift		-	±100	-	ppm/°C
Analog Input Characteristics		· "		•	
Full-scale Input Voltage		0.5*VA	0.56*VA	0.62*V A	Vpp
Input Impedance		-	25	-	kΩ

6. Referred to the typical full-scale input voltage



# **DIGITAL FILTER CHARACTERISTICS (CS5340-CZZ/DZZ)**

Parameter		Symbol	Min	Тур	Max	Unit
Single-Speed Mode Fs = 48 kHz						
Passband (-0.1 dB)			0	-	23.5	kHz
Passband Ripple			-	-	0.035	dB
Stopband			27.3	-	-	kHz
Stopband Attenuation			70	-	-	dB
Total Group Delay (Fs = Output Sample Rate)		t <sub>gd</sub>	-	12/Fs	-	S
Double-Speed Mode Fs = 96 kHz						
Passband (-0.1 dB)			0	-	47	kHz
Passband Ripple			-	-	±0.025	dB
Stopband			53.8	-	-	kHz
Stopband Attenuation			69	-	-	dB
Total Group Delay (Fs = Output Sample Rate)		t <sub>gd</sub>	-	9/Fs	-	S
Quad-Speed Mode Fs = 192 kHz		<u>J</u> ·				
Passband (-0.1 dB)			0	-	50	kHz
Passband Ripple			-	-	±0.025	dB
Stopband			96	-	-	kHz
Stopband Attenuation			60	-	-	dB
Total Group Delay (Fs = Output Sample Rate)		t <sub>gd</sub>	-	5/Fs	-	S
High-Pass Filter Characteristics		<u>J</u> ·				
Frequency Response -3.0 dB			-	1	-	Hz
-0.13 dB	(Note 7)			20	-	Hz
Phase Deviation @ 20 Hz	(Note 7)		•	10	-	Deg
Passband Ripple			-	-	0	dB

<sup>7.</sup> Response shown is for Fs equal to 48 kHz. Filter characteristics scale with Fs.




Figure 1. Single-Speed Mode Stopband Rejection




Figure 3. Single-Speed Mode Transition Band (Detail)




Figure 5. Double-Speed Mode Stopband Rejection




Figure 2. Single-Speed Mode Stopband Rejection




Figure 4. Single-Speed Mode Passband Ripple




Figure 6. Double-Speed Mode Stopband Rejection




Figure 7. Double-Speed Mode Transition Band (Detail)




Figure 9. Quad-Speed Mode Stopband Rejection




Figure 11. Quad-Speed Mode Transition Band (Detail)




Figure 8. Double-Speed Mode Passband Ripple




Figure 10. Quad-Speed Mode Stopband Rejection




Figure 12. Quad-Speed Mode Passband Ripple



## DC ELECTRICAL CHARACTERISTICS

(GND = 0 V, all voltages with respect to 0 V. MCLK=12.288 MHz; Master Mode)

Parameter		Symbol	Min	Тур	Max	Unit
DC Power Supplies:	Positive Analog	VA	3.1	-	5.25	V
	Positive Digital	VD	3.1	-	5.25	V
	Positive Logic	VL	1.7	-	5.25	V
Power Supply Current	VA = 5 V	I <sub>A</sub>	-	21	23.1	mA
(Normal Operation)	VA = 3.3 V	I <sub>A</sub>	-	18.2	20	mΑ
	VL,VD = 5 V	I <sub>D</sub>	-	15	16.5	mΑ
	VL,VD = 3.3 V	$I_{D}$	-	9	10	mA
Power Supply Current	VA = 5 V	I <sub>A</sub>	-	1.5	-	mA
(Power-Down Mode) (Note 8)	VL,VD=5 V	ID	-	0.4	-	mA
Power Consumption \	/L, VD, VA = 5 V	-	-	180	198	mW
(Normal Operation)	VL, VD, VA = 3.3 V	-	-	90	100	mW
	(Power-Down Mode)	-	-	9.5	-	mW
Power Supply Rejection Ratio (1 kHz	) (Note 9)	PSRR	-	65	-	dB
V <sub>Q</sub> Nominal Voltage			-	VA÷2	-	V
	Output Impedance		-	25	-	kΩ
Filt+ Nominal Voltage			-	VA	-	V
	Output Impedance		-	18	-	kΩ
Maximum allowable DC current source	e/sink		-	0.01	-	mA

- 8. Power Down Mode is defined as  $\overline{RST}$  = Low with all clocks and data lines held static.
- 9. Valid with the recommended capacitor values on FILT+ and VQ as shown in the Typical Connection Diagram.

## **DIGITAL CHARACTERISTICS**

Parameter	Symbol	Min	Тур	Max	Units
High-Level Input Voltage (% of VL)	V <sub>IH</sub>	70%	-	-	V
Low-Level Input Voltage (% of VL)	V <sub>IL</sub>	-	-	30%	V
High-Level Output Voltage at $I_0 = 100 \mu A$ (% of VL)	V <sub>OH</sub>	70%	-	-	V
Low-Level Output Voltage at $I_o = 100 \mu A$ (% of VL)	V <sub>OL</sub>	-	-	15%	V
Input Leakage Current	I <sub>in</sub>	-10	-	10	μΑ

## THERMAL CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Allowable Junction Temperature		-	-	135	°C
Junction to Ambient Thermal Impedance	$\theta_{JA}$	-	75	-	°C/W



## **SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT**

(Logic "0" = GND = 0 V; Logic "1" = VL,  $C_L$  = 20 pF)

Parameter	Symbol	Min	Тур	Max	Unit
MCLK Specifications				1	<u> </u>
MCLK Period	t <sub>clkw</sub>	39	-	45	ns
		78	-	1953	ns
MCLK Pulse Duty Cycle		40	-	60	ns
Master Mode			•	•	•
SCLK falling to LRCK	t <sub>mslr</sub>	-20	-	20	ns
SCLK falling to SDOUT valid	t <sub>sdo</sub>	-	-	32	ns
SCLK Duty Cycle		-	50	-	%
Slave Mode	1		l		JI.
Single-Speed*					
LRCK Duty Cycle		40	50	60	%
SCLK Period	t <sub>sclkw</sub>	156	-	-	ns
SCLK Duty Cycle		45	50	55	%
SDOUT valid before SCLK rising	t <sub>stp</sub>	10	-	-	ns
SDOUT valid after SCLK rising	t <sub>hld</sub>	5	-	-	ns
SCLK falling to LRCK edge	t <sub>slrd</sub>	-20	-	20	ns
Double-Speed*					
LRCK Duty Cycle		40	50	60	%
SCLK Period	t <sub>sclkw</sub>	156	-	-	ns
SCLK Duty Cycle		45	50	55	%
SDOUT valid before SCLK rising	t <sub>stp</sub>	10	-	-	ns
SDOUT valid after SCLK rising	t <sub>hld</sub>	5	-	-	ns
SCLK falling to LRCK edge	t <sub>slrd</sub>	-20	-	20	ns
Quad-Speed*					
LRCK Duty Cycle		40	50	60	%
SCLK Period	t <sub>sclkw</sub>	78	-	-	ns
SCLK Duty Cycle		45	50	55	%
SDOUT valid before SCLK rising	t <sub>stp</sub>	10	-	-	ns
SDOUT valid after SCLK rising	t <sub>hld</sub>	5	-	-	ns
SCLK falling to LRCK edge	t <sub>slrd</sub>	-8	-	8	ns

<sup>\*</sup> For a description of Speed Modes, please refer to Table 1 on page 17.




Figure 13. Master Mode, Left-Justified SAI





Figure 14. Slave Mode, Left-Justified SAI









Figure 16. Slave Mode, I<sup>2</sup>S SAI



## 2 PIN DESCRIPTION



Pin Name	#	Pin Description	
M0 M1	1 16	Mode Selection (Input) - Determines the operational mode of the device.	
MCLK	2	Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.	
VL	3	Logic Power (Input) - Positive power for the digital input/output.	
SDOUT	4	Serial Audio Data Output (Output) - Output for two's complement serial audio data.	
GND	5	Ground (Input) - Ground reference. Must be connected to analog ground.	
VD	6	Digital Power (Input) - Positive power supply for the digital section.	
SCLK	7	Serial Clock (Input/Output) - Serial clock for the serial audio interface.	
LRCK	8	<b>Left Right Clock</b> ( <i>Input/Output</i> ) - Determines which channel, Left or Right, is currently active on the serial audio data line.	
RST	9	Reset (Input) - The device enters a low power mode when low.	
AINL AINR	10 12	<b>Analog Input</b> ( <i>Input</i> ) - The full scale analog input level is specified in the Analog Characteristics specification table.	
VQ	11	Quiescent Voltage (Output) - Filter connection for the internal quiescent reference voltage.	
VA	13	Analog Power (Input) - Positive power supply for the analog section.	
REF_GND	14	Reference Ground (Input) - Ground reference or the internal sampling circuits.	
FILT+	15	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.	



## 3 TYPICAL CONNECTION DIAGRAM




Figure 17. Typical Connection Diagram



## 4. APPLICATIONS

## 4.1 Single, Double, and Quad-Speed Modes

The CS5340 can support output sample rates from 2 kHz to 200 kHz. The proper speed mode can be determined by the desired output sample rate and the external MCLK/LRCK ratio, as shown in Table 1.

Speed Mode	MCLK/LRCK Ratio	Output Sample Rate Range (kHz)
Single-Speed Mode	512x	43 - 50
	256x	2 - 50
Double-Speed Mode	256x	86 - 100
	128x	50 - 100
Quad-Speed Mode	128x	172 - 200
	64x*	100 - 200

<sup>\*</sup> Quad-Speed Mode, 64x only available in Master Mode.

Table 1. Speed Modes and the Associated Output Sample Rates (Fs)

## 4.2 Operation as Either a Clock Master or Slave

The CS5340 supports operation as either a clock master or slave. As a clock master, the LRCK and SCLK pins are outputs with the left/right and serial clocks synchronously generated on-chip. As a clock slave, the LRCK and SCLK pins are inputs and require the left/right and serial clocks to be externally generated. The selection of clock master or slave is made via the Mode pins as shown in Table 2.

M1 (Pin 16)	M0 (Pin 1)	MODE	
0	0	Clock Master, Single-Speed Mode	
0	1	Clock Master, Double-Speed Mode	
1	0	0 Clock Master, Quad-Speed Mode	
1	1	Clock Slave, All Speed Modes	

Table 2. CS5340 Mode Control



#### 4.2.1 Operation as a Clock Master

As a clock master, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally derived from the master clock with the left/right clock equal to Fs and the serial clock equal to 64x Fs, as shown in Figure 18.




Figure 18. CS5340 Master Mode Clocking

## 4.2.2 Operation as a Clock Slave

LRCK and SCLK operate as inputs in clock slave mode. It is recommended that the left/right clock be synchronously derived from the master clock and must be equal to Fs. It is also recommended that the serial clock be synchronously derived from the master clock and be equal to 64x Fs to maximize system performance.

A unique feature of the CS5340 is the automatic selection of either Single, Double or Quad-Speed mode when operating as a clock slave. The auto-mode select feature negates the need to configure the Mode pins to correspond to the desired mode. The auto-mode selection feature supports all standard audio sample rates from 2 to 200 kHz. However, there are ranges of non-standard audio sample rates that are not supported when operating with a fast MCLK (512x, 256x, 128x for Single, Double, and Quad-Speed Modes respectively). Please refer to Table 1 for supported sample rate ranges.



#### 4.2.3 Master Clock

The CS5340 requires a Master clock (MCLK) which runs the internal sampling circuits and digital filters. There is also an internal MCLK divider which is automatically activated based on the speed mode and frequency of the MCLK. Table 3 shows a listing of the external MCLK/LRCK ratios that are required. Table 4 lists some common audio output sample rates and the required MCLK frequency. Please note that not all of the listed sample rates are supported when operating with a fast MCLK (512x, 256x, 128x for Single, Double, and Quad-Speed Modes respectively).

	Single-Speed Mode	Double-Speed Mode	Quad-Speed Mode
MCLK/LRCK Ratio	256x, 512x	128x, 256x	64x*,128x

<sup>\*</sup> Quad-Speed, 64x only available in Master Mode.

Table 3. Master Clock (MCLK) Ratios

SAMPLE RATE (kHz)	MCLK (MHz)
32	8.192
44.1	11.2896
	22.5792
48	12.288
	24.576
64	8.192
88.2	11.2896
	22.5792
96	12.288
	24.576
192	12.288
	24.576

Table 4. Master Clock (MCLK) Frequencies for Standard Audio Sample Rates

#### 4.3 Serial Audio Interface

The CS5340 supports both I²S and Left-Justified serial audio formats. Upon start-up, the CS5340 will detect the logic level on SDOUT (pin 4). A 10 k $\Omega$  pull-up to VL is needed to select I²S format, and a 10 k $\Omega$  pull-down to GND is needed to select Left-Justified format. Please see Figures 13 through 16 on page 14, for more information on the required timing for the two serial audio interface formats.




Figure 19. Left-Justified Serial Audio Interface




Figure 20. I2S Serial Audio Interface



#### 4.4 Power-Up Sequence

Reliable power-up can be accomplished by keeping the device in reset until the power supplies, clocks and configuration pins are stable. It is also recommended that reset be enabled if the analog or digital supplies drop below the minimum specified operating voltages to prevent power glitch related issues.

#### 4.5 Analog Connections

The analog modulator samples the input at 6.144 MHz. The digital filter will reject signals within the stop-band of the filter. However, there is no rejection for input signals which are multiples of the input sampling frequency ( $n \times 6.144$  MHz), where n=0,1,2,... Refer to Figure 21 which shows the suggested filter that will attenuate any noise energy at 6.144 MHz, in addition to providing the optimum source impedance for the modulators. The use of capacitors which have a large voltage coefficient (such as general purpose ceramics) must be avoided since these can degrade signal linearity.




Figure 21. CS5340 Recommended Analog Input Buffer

## 4.6 Grounding and Power Supply Decoupling

As with any high resolution converter, the CS5340 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. Figure 17 shows the recommended power arrangements, with VA and VL connected to clean supplies. VD, which powers the digital filter, may be run from the system logic supply or may be powered from the analog supply via a resistor. In this case, no additional devices should be powered from VD. Decoupling capacitors should be as near to the ADC as possible, with the low value ceramic capacitor being the nearest. All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.01  $\mu$ F, must be positioned to minimize the electrical path from FILT+ and REF\_GND. The CDB5340 evaluation board demonstrates the optimum layout and power supply arrangements. To minimize digital noise, connect the ADC digital outputs only to CMOS inputs.



## 4.7 Synchronization of Multiple Devices

In systems where multiple ADCs are required, care must be taken to achieve simultaneous sampling. To ensure synchronous sampling, the MCLK and LRCK must be the same for all of the CS5340's in the system. If only one master clock source is needed, one solution is to place one CS5340 in Master mode, and slave all of the other CS5340's to the one master. If multiple master clock sources are needed, a possible solution would be to supply all clocks from the same external source and time the CS5340 reset with the inactive (falling) edge of MCLK. This will ensure that all converters begin sampling on the same clock edge.

## 4.8 Capacitor Size on the Reference Pin (FILT+)

The CS5340 requires an external capacitance on the internal reference voltage pin, FILT+. The size of this decoupling capacitor will affect the low frequency distortion performance as shown in Figure 22, with larger capacitor values used to optimize low frequency distortion performance. The THD+N curves in Figure 22 were measured with VA = VD = VL = 5 V in Single-Speed Master Mode using a 1 kHz input tone of magnitude -1 dB Full-Scale.




Figure 22. CS5340 THD+N versus Frequency



#### 5. PARAMETER DEFINITIONS

#### **Dynamic Range**

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is added to resulting measurement to refer the measurement to full-scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.

#### Total Harmonic Distortion + Noise

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured at -1 and -20 dBFS as suggested in AES17-1991 Annex A.

#### **Frequency Response**

A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at 1 kHz. Units in decibels.

#### Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in decibels.

#### Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

#### **Gain Error**

The deviation from the nominal full-scale analog input for a full-scale digital output.

#### **Gain Drift**

The change in gain value with temperature. Units in ppm/°C.


#### Offset Error

The deviation of the mid-scale transition (111...111 to 000...000) from the ideal. Units in mV.



## 6. PACKAGE DIMENSIONS

## 16L TSSOP (4.4 mm BODY) PACKAGE DRAWING



	INCHES			MILLIMETERS			NOTE
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α			0.043			1.10	
A1	0.002	0.004	0.006	0.05		0.15	
A2	0.03346	0.0354	0.037	0.85	0.90	0.95	
b	0.00748	0.0096	0.012	0.19	0.245	0.30	2,3
D	0.193	0.1969	0.201	4.90	5.00	5.10	1
Е	0.248	0.2519	0.256	6.30	6.40	6.50	
E1	0.169	0.1732	0.177	4.30	4.40	4.50	1
е		0.026 BSC			0.65 BSC		
L	0.020	0.024	0.028	0.50	0.60	0.70	
μ	0°	4°	8°	0°	4°	8°	

#### JEDEC #: MO-153

Controlling Dimension is Millimeters

#### Notes:

- 1. "D" and "E1" are reference datums and do not included mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.
- 2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
- 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.



#### 7. REVISION HISTORY

Release	Date	Changes
A1	February 2003	Initial Advance Release.
A2	July 2003	Modified serial port timing specs. Added Applications section on speed mode detect.
PP1	June 2004	Change 2700 pF capacitors to 2200 pF in analog input buffer diagram. Update Output Sample Rate Range table on page 17. Add new Applications section about capacitor on FILT+ pin. Corrected Max MCLK period under "Switching Characteristics" on page 13. Add CS5340-CZZ as an available part number. Replace available part number CS5340-DZ with CS5340-DZZ. Initial Preliminary Product Release.
PP2	August 2004	Update data sheet to include lead-free option.
PP3	May 2005	Update Output Sample Rate Range on Page 17. Remove CS5341-CZ from Ordering Information. Redefine Serial Audio Port Switching Characteristics. Correct dimension "e" under Package Dimensions

**Table 5. Revision History** 

## **Contacting Cirrus Logic Support**

For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find the one nearest to you go to www.cirrus.com

#### IMPORTANT NOTICE

"Preliminary" product information describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.