#### FAIRCHILD

SEMICONDUCTOR TM

### MM74HCT74 Dual D-Type Flip-Flop with Preset and Clear

#### **General Description**

The MM74HCT74 utilizes advanced silicon-gate CMOS technology to achieve operation speeds similar to the equivalent LS-TTL part. It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

This flip-flop has independent data, preset, clear, and clock inputs and Q and  $\overline{Q}$  outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input.

The 74HCT logic family is functionally and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $\rm V_{CC}$  and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

#### Features


- Typical propagation delay: 20 ns
- Low quiescent current: 40 μA maximum (74HCT Series)
- Low input current: 1 µA maximum
  Fanout of 10 LS-TTL loads
- Meta-stable hardened

#### Ordering Code:

Order Number	Package	Package Description		
Order Number	Number	Fackage Description		
MM74HCT74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow		
MM74HCT74SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide		
M74HCT74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide		
MM74HCT74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide		
MM74HCT74N_NL	N14A	Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide		
<b>D</b> 1 1 1 1 1 1	T 10 10 11			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.


# MM74HCT74



#### **Truth Table**

Inputs			Out	puts	
PR	CLR	CLK	D	Q	Q
L	Н	Х	Х	н	L
Н	L	х	Х	L	н
L	L	Х	Х	H (Note 1)	H (Note 1)
н	н	$\uparrow$	н	н	L
н	н	$\uparrow$	L	L	н
н	н	L	х	Q0	Q0

Note 1: This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) level.



#### Absolute Maximum Ratings(Note 2)

(Note 3)

## Recommended Operating Conditions

()	
Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (VIN)	–1.5 to $V_{CC}$ +1.5V
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to $V_{CC}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 4)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	V <sub>CC</sub>	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
(t <sub>r</sub> , t <sub>f</sub> )		500	ns
Note 2: Absolute Maximum Ratings are those age to the device may occur.	values bey	ond whicl	h dam-
Note 3: Unless otherwise specified all voltages	are referer	nced to gro	ound.

Note 4: Power Dissipation temperature derating — plastic "N" package: – 12 mW\*C from 65°C to 85°C.

#### **DC Electrical Characteristics**

#### $V_{CC} = 5V \pm 10\%$ (unless otherwise specified) $T_A = 25^{\circ}C$ $T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$ Symbol Parameter Conditions Units Guaranteed Limits Тур $V_{\text{IH}}$ Minimum HIGH Level 2.0 2.0 2.0 V Input Voltage Maximum LOW Level VIL 0.8 0.8 0.8 ٧ Input Voltage VOH Minimum HIGH Level $V_{IN} = V_{IH} \text{ or } V_{IL}$ |I<sub>OUT</sub>| = 20 μA V<sub>CC</sub>- 0.1 V<sub>CC</sub>- 0.1 Output Voltage $V_{CC}$ V<sub>CC</sub>- 0.1 V $|I_{OUT}| = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ 4.2 3.98 3.84 3.7 V $|I_{OUT}| = 4.8 \text{ mA}, \text{ } \text{V}_{CC} = 5.5 \text{V}$ 5.2 4.84 4.98 4.7 V Maximum LOW Level V<sub>OL</sub> $V_{IN}\,{=}\,V_{IH}$ or $V_{IL}$ Voltage 0 0.1 0.1 v $|I_{OUT}| = 20 \ \mu A$ 0.1 $|I_{OUT}| = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ 0.2 0.26 0.33 0.4 V |I<sub>OUT</sub>| = 4.8 mA, V<sub>CC</sub> = 5.5V 0.2 0.26 0.33 0.4 V $V_{IN} = V_{CC}$ or GND, ±0.5 Maximum Input ±0.0.5 ±1.0 μΑ IIN Current V<sub>IH</sub> or V<sub>IL</sub> Maximum Quiescent $V_{IN} = V_{CC} \text{ or } GND$ $I_{CC}$ $I_{OUT} = 0 \ \mu A$ Supply Current 2.0 20 80 μA V<sub>IN</sub> = 2.4V or 0.5V (Note 5) 0.5 0.3 0.4 mΑ

Note 5: This is measured per pin. All other inputs are held at  $\mathrm{V}_{\mathrm{CC}}$  Ground.

www.fairchildsemi.com

4
⊢
υ
Т
4
N
5
2

#### **AC Electrical Characteristics**


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating		50	30	MHz
	Frequency from Clock				
	to Q or $\overline{Q}$				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		18	30	ns
	Delay Clock to Q or Q				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		18	30	ns
	Delay from Preset or				
	Clear to Q or Q				
t <sub>REM</sub>	Minimum Removal Time,			20	ns
	Preset or Clear to Clock				
t <sub>S</sub>	Minimum Setup Time			20	ns
	Data to Clock				
t <sub>H</sub>	Minimum Hold Time		-3	0	ns
	Clock to Data				
t <sub>W</sub>	Minimum Pulse Width		8	16	ns
	Clock, Preset or Clear				


#### **AC Electrical Characteristics**


 $V_{CC} = 5.0V \pm 10\%, \ C_L = 50 \ p\text{F}, \ t_f = t_f = 6 \ \text{ns}$  unless otherwise specified

Symbol	Parameter	Conditions	<b>T</b> <sub>A</sub> =	25°C	$T_A = -40^\circ$ to $+85^\circ$ C	Unito
		Conditions	Тур	Gua	aranteed Limits	Units
f <sub>MAX</sub>	Maximum Operating			27	21	MHz
	Frequency					
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		21	35	44	ns
	Delay from Clock to					
	Q or Q					
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		21	35	44	ns
	Delay from Preset or					
	Clear to Q or Q					
t <sub>REM</sub>	Minimum Removal Time			20	25	ns
	Preset or Clear to Clock					
t <sub>S</sub>	Minimum Setup Time			20	25	ns
	Data to Clock					
t <sub>H</sub>	Minimum Hold Time		-3	0	0	ns
	Clock to Data					
t <sub>W</sub>	Minimum Pulse Width		9	16	20	ns
	Clock, Preset or Clear					
t <sub>r</sub> , t <sub>f</sub>	Maximum Clock Input			500	500	ns
	Rise and Fall Time					
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output			15	19	ns
	Rise and Fall Time					
C <sub>PD</sub>	Power Dissipation	(per flip-flop)	10			pF
	Capacitance (Note 6)					
CIN	Maximum Input		5	10	10	pF
	Capacitance					


**Note 6:**  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .







www.fairchildsemi.com



www.fairchildsemi.com