1165913





Complementary silicon power transistors.


The 2N6609 powerbaseTM power transistors designed for high power audio, disk head positioners and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, DC-DC converters or inverters.

Features:

- Pb-free packages.
- High safe operating area (100% tested) 150W at 100V.
- Completely characterized for linear operation.
- High DC current gain and low saturation voltage h_{FE} = 15 (minimum) at 8.0A, 4.0V V_{CE} (sat) = 1.4V (maximum) at I_C = 8.0A, I_B = 0.8A.
- For low distortion complementary designs.

(10-3)		
ŧ		
Ł		
	⊕	

 $(T \cap A)$



Style 1:

Pin 1. Base 2. Emitter Collector (Case)

Dimensions	Minimum	Maximum	
А	1.550 (39.37) Reference		
В	-	1.050 (26.67)	
С	0.250 (6.35)	0.335 (8.51)	
D	0.038 (0.97)	0.043 (1.09)	
E	0.055 (1.40)	0.070 (1.77)	
G	0.430 (10.92) BSC		
н	0.215 (5.46) BSC		
К	0.440 (11.18) 0.480 (12		
L 0.665 (16.		.89) BSC	
Ν	- 0.830 (21		
Q	0.151 (3.84) 0.165 (4.19		
U	1.187 (30.15) BSC		
V	0.131 (3.33)	0.188 (4.77)	
Dimensions : Inches (Millimetres			

16A Complementary Power Transistors 140V, 150W



TO-3 Case 1-07



Maximum Ratings (Note 1)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	140	
Collector-Emitter Voltage	V _{CEX}	160	
Collector-Base Voltage	V _{CBO}		V dc
Emitter-Base Voltage	V _{EBO}	7	
Collector Current - Continuous - Peak (Note 2)	Ι _C	16 30	A dc
Base Current - Continuous - Peak (Note 2)	Ι _Β	4 15	Add
Total Power Dissipation at T _A = 25°C Derate above 25°C	P _D	150 0.855	W W/°C
Operating and Storage Junction Temperature Range	T _{J,} T _{stg}	-65 to +200	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Indicates JEDEC Registered Data.

2. Pulse Test: Pulse Width = 5ms, Duty Cycle $\leq 10\%$.

Thermal Characteristics

Characteristics	Symbol	Maximum	Unit
Thermal Resistance, Junction-to-Case	$R_{ extsf{ heta}JC}$	1.17	°C/W

Electrical Characteristics (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Minimum	Maximum	Unit
Off Characteristics (Note 3)				
Collector-Emitter Breakdown Voltage (Note 4) $(I_{C} = 0.2A \text{ dc}, I_{B} = 0)$	V _{EO (sus)}	140	-	
Collector-Emitter Sustaining Voltage (Note 4) (I_C = 0.1A dc, $V_{BE (off)}$ = 1.5V dc, R_{BE} = 100 Ω)	V _{CEX (sus)}	160	-	V dc
Collector-Emitter Sustaining Voltage ($I_C = 0.2A \text{ dc}, R_{BE} = 100\Omega$)	V _{CER (sus)}	150	-	
Collector Cut off Current (Note 4) (V_{CE} = 120V dc, I_B = 0)	I _{CEO}	-	10	
Collector Cut off Current (Note 4) (V_{CE} = 140V dc $V_{BE (off)}$ = 1.5V dc) (V_{CE} = 140V dc $V_{BE (off)}$ = 1.5V dc, T_C = 150°C)	I _{CEX}	-	2 10	mA dc
Collector Cut off Current (V_{CB} = 140V dc, I_E = 0)	I _{CBO}	-	2	
Emitter Cut off Current (Note 4) (V _{BE} = 7V dc, I _C = 0)	I _{EBO}	-	5	




Electrical Characteristics (T_c = 25°C unless otherwise noted)


On Characteristic (Note 3)				
DC Current Gain ($I_C = 8A dc, V_{CE} = 4V dc$) (Note 4) ($I_C = 16A dc, V_{CE} = 4V dc$)	h _{FE}	15 5	60	-
Collector-Emitter Saturation Voltage ($I_C = 8A dc$, $I_B = 800mA dc$) (Note 4) ($I_C = 16A dc$, $I_B = 3.2A dc$)	V _{CE (sat)}	-	1.4 4	V dc
Base-Emitter On Voltage (Note 4) (I_C = 8A dc, V_{CE} = 4V dc)	V _{BE (on)}	-	2.2	_
Dynamic Characteristics				•
Magnitude of Common-Emitter Small-Signal, Short-Circuit, Forward Current Transfer Ratio $(I_{C} = 1A, f = 50 \text{kHz})$	h _{fe}	4	-	-
Small-Signal Current Gain (Note 4) (I_C = 1A dc, V_{CE} = 4V dc, f = 1kHz)	h _{fe}	40	-	-
Second Breakdown Characteristics				-1
Second Breakdown Collector Current with Base Forward Biased t = 1s (non-repetitive), V_{CE} = 100V	I _{S/b}	1.5	-	A dc

3. Pulse Test : Pulse Width = 300 μ s, Duty Cycle \leq 2.0%.

4. Indicates JEDEC Registered Data.




Collector Saturation Region





1165913





There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation: i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data is based on $T_{J (pk)}$ = 200°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J (pk)} <200°C. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

10цз 20 c, Collector Current (Amperes) 10 100µs 200µs 5.0 dr 3.0 2.0 Oms nnms 1.0 0.5 ŝnnms Bonding Wire Limited 0.3 0.2 Thermal Limit at T_C = 25°C (Single Pulse) 0.1 Second Breakdown Limit 0.05 \square 0.03 5.0 7.0 10 30 200 300 3.0 20 50 70 100 V_{CE}, Collector-Emitter Voltage (Volts) **Power Derating** 100 Power Derating Factor (%) 80 60 Thermal Derating 40

Forward Bias Safe Operating Area

30

20 0 ō 40 80 120 160 200 T_C, Case Temperature (°C)

Part Number Table

Description	Part Number
Transistor, PNP, TO-3	MJ2955

Disclaimer This data sheet and its contents (the "Information") belong to the Premier Farnell Group (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data sheets hould check for themselves the Information on use of it (including liability for its accuracy or where the Group was aware of the possibility of such loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. SPC Multicomp is the registered trademark of the Group. © Premier Farnell plc 2008.

