

## AD8617/AD8619

### FEATURES

**Offset voltage: 2.2 mV max**  
**Low input bias current: 1 pA max**  
**Single-supply operation: 1.8 V to 5 V**  
**Low noise: 22 nV/ $\sqrt{\text{Hz}}$**   
**Micropower: 40  $\mu\text{A}$  max**  
**No phase reversal**  
**Unity gain stable**

### APPLICATIONS

**Battery-powered instrumentation**  
**Multipole filters**  
**Current shunt sense**  
**Sensors**  
**ADC predrivers**  
**DAC drivers/level shifters**  
**Low power ASIC input or output amplifiers**

### GENERAL DESCRIPTION

The AD8617/AD8619 are dual and quad micropower rail-to-rail input and output amplifiers that feature low supply current, low input voltage, and low current noise.

The parts are fully specified to operate from 1.8 V to 5.0 V single supply, or  $\pm 0.9$  V and  $\pm 2.5$  V dual supply. The combination of low noise, very low input bias currents, and low power consumption make the AD8617/AD8619 especially useful in portable and loop-powered instrumentation.

The ability to swing rail-to-rail at both the input and output enables designers to buffer CMOS ADCs, DACs, ASICs, and other wide output swing devices in low power, single-supply systems.

The AD8617 is available in 8-lead MSOP and 8-lead SOIC packages. The AD8619 is available in 14-lead TSSOP and 14-lead SOIC packages.

### PIN CONFIGURATIONS



Figure 1. 8-Lead MSOP




Figure 2. 8-Lead SOIC\_N




Figure 3. 14-Lead TSSOP




Figure 4. 14-Lead SOIC\_N

#### Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**TABLE OF CONTENTS**

Features ..... 1

Applications..... 1

General Description ..... 1

Pin Configurations ..... 1

Specifications..... 3

Absolute Maximum Rating ..... 5

    Thermal Resistance ..... 5

    ESD Caution..... 5

Typical Performance Characteristics ..... 6

Outline Dimensions ..... 12

    Ordering Guide..... 13

**REVISION HISTORY**

**10/05—Rev. 0 to Rev. A**

Added New Part..... Universal

Change to Specifications Section..... 3

Updated Outline Dimensions ..... 12

Changes to Ordering Guide ..... 13

**9/05—Revision 0: Initial Version**

## SPECIFICATIONS

Electrical characteristics @  $V_S = 5\text{ V}$ ,  $V_{CM} = V_S/2$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage	$V_{OS}$	$-0.3\text{ V} < V_{CM} < +5.3\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ , $-0.3\text{ V} < V_{CM} < +5.2\text{ V}$		0.4	2.2	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ < T_A < +125^\circ\text{C}$		1	4.5	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$I_B$	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	1	pA
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			110	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			780	pA
			0.1	0.5		pA
Common-Mode Rejection Ratio	CMRR	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			50	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			250	pA
		$0\text{ V} < V_{CM} < 5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	68	95		dB
Large Signal Voltage Gain	$A_{VO}$	$R_L = 10\text{ k}\Omega$ , $0.5\text{ V} < V_O < 4.5\text{ V}$	235	500		V/mV
Input Capacitance	$C_{DIFF}$			1.9		pF
	$C_{CM}$			2.5		pF
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$I_L = 1\text{ mA}$ $-40^\circ\text{C}$ to $+125^\circ\text{C}$	4.95	4.98		V
			4.9			V
		$I_L = 10\text{ mA}$ $-40^\circ\text{C}$ to $+125^\circ\text{C}$	4.65	4.7		V
			4.50			V
Output Voltage Low	$V_{OL}$	$I_L = 1\text{ mA}$ $-40^\circ\text{C}$ to $+125^\circ\text{C}$		20	30	mV
					50	mV
		$I_L = 10\text{ mA}$ $-40^\circ\text{C}$ to $+125^\circ\text{C}$		190	275	mV
					335	mV
Short-Circuit Current	$I_{SC}$		$\pm 80$			mA
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 10\text{ kHz}$ , $A_V = 1$		15		$\Omega$
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$1.8\text{ V} < V_S < 5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	67	94		dB
			64			dB
Supply Current/Amplifier	$I_{SY}$	$V_O = V_S/2$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		38	41	$\mu\text{A}$
					50	$\mu\text{A}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$		0.1		V/ $\mu\text{s}$
Settling Time 0.1%	$t_s$	$G = \pm 1$ , 2 V step, $C_L = 20\text{ pF}$ , $R_L = 1\text{ k}\Omega$		23		$\mu\text{s}$
Gain Bandwidth Product	GBP	$R_L = 100\text{ k}\Omega$		400		kHz
		$R_L = 10\text{ k}\Omega$		350		kHz
Phase Margin	$\phi_o$	$R_L = 10\text{ k}\Omega$ , $R_L = 100\text{ k}\Omega$ , $C_L = 20\text{ pF}$		70		Degrees
<b>NOISE PERFORMANCE</b>						
Peak-to-Peak Noise				2.3	3.5	$\mu\text{V}$
Voltage Noise Density	$e_n$	$f = 1\text{ kHz}$		25		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		22		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1\text{ kHz}$		0.05		$\text{pA}/\sqrt{\text{Hz}}$

# AD8617/AD8619

Electrical characteristics @  $V_S = 1.8\text{ V}$ ,  $V_{CM} = V_S/2$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 2.**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage	$V_{OS}$	$-0.3\text{ V} < V_{CM} < +1.9\text{ V}$ $-0.3\text{ V} < V_{CM} < +1.8\text{ V}; -40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.4	2.2	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1	8.5	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$I_B$	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	1	pA
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	0.5	pA
Common-Mode Rejection Ratio	CMRR	$0\text{ V} < V_{CM} < 1.8\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		86	250	dB
Large Signal Voltage Gain	$A_{VO}$	$R_L = 10\text{ k}\Omega$ , $0.5\text{ V} < V_O < 1.3\text{ V}$	55	1,000		V/mV
Input Capacitance	$C_{DIFF}$ $C_{CM}$			2.1	3.8	pF
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$I_L = 1\text{ mA}$ $-40^\circ\text{C}$ to $+125^\circ\text{C}$	1.65	1.73		V
Output Voltage Low	$V_{OL}$	$I_L = 1\text{ mA}$ $-40^\circ\text{C}$ to $+125^\circ\text{C}$	1.6	44	60	V
Short-Circuit Current	$I_{SC}$			$\pm 7$	80	mV
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 10\text{ kHz}$ , $A_V = 1$		15		mV
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$1.8\text{ V} < V_S < 5\text{ V}$	67	94		dB
Supply Current/Amplifier	$I_{SY}$	$V_O = V_S/2$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		38	41	$\mu\text{A}$
					50	$\mu\text{A}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$		0.1		V/ $\mu\text{s}$
Settling Time 0.1%	$t_s$	$G = \pm 1$ , $1\text{ V}$ step, $C_L = 20\text{ pF}$ , $R_L = 1\text{ k}\Omega$		6.5		$\mu\text{s}$
Gain Bandwidth Product	GBP	$R_L = 100\text{ k}\Omega$		400		kHz
Phase Margin	$\phi_O$	$R_L = 10\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$ , $R_L = 100\text{ k}\Omega$ , $C_L = 20\text{ pF}$		350		kHz
				70		Degrees
<b>NOISE PERFORMANCE</b>						
Peak-to-Peak Noise				2.3	3.5	$\mu\text{V}$
Voltage Noise Density	$e_n$	$f = 1\text{ kHz}$ $f = 10\text{ kHz}$		25		nV/ $\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1\text{ kHz}$		0.05		pA/ $\sqrt{\text{Hz}}$

## ABSOLUTE MAXIMUM RATING

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 3.**

Parameter	Rating
Supply Voltage	+6 V
Input Voltage	$V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$
Differential Input Voltage	$\pm 6\text{ V}$
Output Short-Circuit Duration to GND	Observe derating curve
Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead Temperature (Soldering, 60 sec)	$300^\circ\text{C}$
Operating Temperature Range	$-40^\circ\text{C}$ to $+125^\circ\text{C}$
Junction Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply at  $25^\circ\text{C}$ , unless otherwise noted.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

**Table 4. Thermal Characteristics**

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
8-Lead MSOP (RM-8)	210	45	$^\circ\text{C}/\text{W}$
8-Lead SOIC_N (R-8)	158	43	$^\circ\text{C}/\text{W}$
14-Lead SOIC_N (R-14)	120	36	$^\circ\text{C}/\text{W}$
14-Lead TSSOP (RU-14)	180	35	$^\circ\text{C}/\text{W}$

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## TYPICAL PERFORMANCE CHARACTERISTICS

$V_{SY} = 5\text{ V}$  or  $\pm 2.5\text{ V}$ , unless otherwise noted.




Figure 5. Input Offset Voltage Distribution




Figure 8. Input Bias Current vs. Temperature




Figure 6. Input Offset Voltage Drift Distribution




Figure 9. Supply Current vs. Supply Voltage




Figure 7. Input Offset Voltage vs. Common-Mode Voltage




Figure 10. Supply Current vs. Temperature




Figure 11. Output Saturation Voltage vs. Load Current




Figure 14. Open-Loop Gain and Phase vs. Frequency




Figure 12. Output Saturation Voltage vs. Temperature ( $I_L = 1 \text{ mA}$ )




Figure 15. CMRR vs. Frequency




Figure 13. Output Saturation Voltage vs. Temperature ( $I_L = 10 \text{ mA}$ )




Figure 16. PSRR vs. Frequency




Figure 17. Closed-Loop Output Impedance vs. Frequency




Figure 20. Large Signal Transient Response




Figure 18. Small Signal Overshoot vs. Load Capacitance




Figure 21. Positive Overload Recovery




Figure 19. Small Signal Transient Response




Figure 22. Negative Overload Recovery






Figure 23. No Phase Reversal




Figure 25. Voltage Noise Density




Figure 24. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 26. Channel Separation

# AD8617/AD8619

$V_S = 1.8\text{ V}$  or  $\pm 0.9\text{ V}$ , unless otherwise noted.




Figure 27. Input Offset Voltage Distribution




Figure 30. Output Saturation Voltage vs. Temperature ( $I_L = 1\text{ mA}$ )




Figure 28. Input Offset Voltage vs. Common-Mode Voltage




Figure 31. CMRR vs. Frequency




Figure 29. Output Saturation Voltage vs. Load Current




Figure 32. PSRR vs. Frequency




Figure 33. Small Signal Overshoot vs. Load Capacitance




Figure 35. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 34. Large Signal Transient Response




Figure 36. Voltage Noise Density

OUTLINE DIMENSIONS






Figure 37. 8-Lead Mini Small Outline Package [MSOP] (RM-8)  
Dimensions shown in millimeters



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 39. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)  
Dimensions shown in millimeters and (inches)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 38. 14-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-14)  
Dimensions shown in millimeters and (inches)




Figure 40. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14)  
Dimensions shown in millimeters

**ORDERING GUIDE**

<b>Model</b>	<b>Temperature Range</b>	<b>Package Description</b>	<b>Package Option</b>	<b>Branding</b>
AD8617ARMZ-R2 <sup>1</sup>	-40°C to +125°C	8-Lead MSOP	RM-8	A0T
AD8617ARMZ-REEL <sup>1</sup>	-40°C to +125°C	8-Lead MSOP	RM-8	A0T
AD8617ARZ <sup>1</sup>	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8617ARZ-REEL <sup>1</sup>	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8617ARZ-REEL7 <sup>1</sup>	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8619ARUZ <sup>1</sup>	-40°C to +125°C	14-Lead TSSOP	RU-14	
AD8619ARUZ-REEL <sup>1</sup>	-40°C to +125°C	14-Lead TSSOP	RU-14	
AD8619ARZ <sup>1</sup>	-40°C to +125°C	14-Lead SOIC_N	R-14	
AD8619ARZ-REEL <sup>1</sup>	-40°C to +125°C	14-Lead SOIC_N	R-14	
AD8619ARZ-REEL7 <sup>1</sup>	-40°C to +125°C	14-Lead SOIC_N	R-14	

<sup>1</sup> Z = Pb-free part.

**AD8617/AD8619**

**NOTES**

**NOTES**

**NOTES**