## FEATURES

DAC output sample rate: 1 GSPS
$1.8 \mathrm{~V} / 3.3 \mathrm{~V}$ single supply operation
Low power: 1.0 W @ 1 GSPS, 600 mW @ 500 MSPS, full operating conditions
SFDR $=\mathbf{7 8} \mathbf{~ d B c}$ to fout $=\mathbf{1 0 0} \mathbf{~ M H z}$
Single carrier WCDMA ACLR = $\mathbf{7 9} \mathbf{~ d B c} @ \mathbf{8 0} \mathbf{~ M H z ~ I F}$
CMOS data input interface with adjustable setup and hold
Analog output: adjustable 8.7 mA to $\mathbf{3 1 . 7 \mathrm { mA } \text { , }}$ RL $=25 \Omega$ to $50 \Omega$
Novel $2 \times, 4 \times$, and $8 \times$ interpolator/coarse complex modulator allows carrier placement anywhere in DAC bandwidth
Auxiliary DACs allow control of external VGA and offset control
Multiple chip synchronization interface
High performance, low noise PLL clock multiplier
Digital inverse sinc filter
100-lead, exposed paddle TQFP package

## APPLICATIONS

Wireless infrastructure
Digital high or low IF synthesis
Internal digital upconversion capability
Transmit diversity
Wideband communications systems
point-to-point wireless, LMDS
Multicarrier WCDMA
Multicarrier GSM

## GENERAL DESCRIPTION

The AD9776/AD9778/AD9779 are dual, 12-/14-/16-bit, high dynamic range DACs that provide a sample rate of 1 GSPS, thus permitting multicarrier generation up to its Nyquist frequency. They include features optimized for direct conversion transmit applications, including complex digital modulation, and gain and offset compensation. The DAC outputs are optimized to interface seamlessly with analog quadrature modulators such as the AD8349. A serial peripheral interface (SPI) provides for programming/readback of many internal parameters. The output current can be programmed over a range of 10 mA to 30 mA . The devices are manufactured on an advanced $0.18 \mu \mathrm{~m}$ CMOS process and operate from 1.8 V and 3.3 V supplies for a total power consumption of 1.0 W . They are enclosed in 100-lead TQFP packages.

## PRODUCT HIGHLIGHTS

1. Ultralow noise and intermodulation distortion (IMD) enable high quality synthesis of wideband signals from baseband to high intermediate frequencies.
2. A proprietary DAC output switching technique enhances dynamic performance.
3. The current outputs can be easily configured for various single-ended or differential circuit topologies.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## AD9776/AD9778/AD9779

## TABLE OF CONTENTS

Functional Block Diagram ..... 3
Specifications ..... 4
Absolute Maximum Ratings ..... 7
ESD Caution .....  7
Pin Configurations and Function Descriptions ..... 8
Typical Performance Characteristics ..... 14
Terminology ..... 22
Theory of Operation ..... 23
Serial Peripheral Interface ..... 23
MSB/LSB Transfers ..... 24
SPI Register Map ..... 25
Interpolation Filter Architecture ..... 29
Interpolation Filter Minimum and Maximum BandwidthSpecifications33
Driving the DACCLK Input ..... 33
Full-Scale Current Generation ..... 36
Power Dissipation. ..... 37
Power-Down and Sleep Modes. ..... 38
Interleaved Data Mode ..... 39
Timing Information ..... 39
Evaluation Board Operation ..... 45
Modifying the Evaluation Board to Use the AD8349 On-
Board Quadrature Modulator ..... 47
Evaluation Board Schematics ..... 48
Outline Dimensions ..... 55
Ordering Guide ..... 55

## REVISION HISTORY

## 7/05—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## AD9776/AD9778/AD9779

## SPECIFICATIONS

$\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}, ~ A V D D 33=3.3 \mathrm{~V}, \mathrm{DVDD} 33=3.3 \mathrm{~V}, \mathrm{DVDD} 18=1.8 \mathrm{~V}$, CVDD18 $=1.8 \mathrm{~V}$, Ioutfs $=20 \mathrm{~mA}$, maximum sample rate, unless otherwise noted.

Table 1. AD9776, AD9778, and AD9779 DC Specifications

|  | AD9776 |  |  | AD9778 |  |  | AD9779 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Unit |
| RESOLUTION |  | 12 |  |  | 14 |  |  | 16 |  | Bits |
| $\begin{aligned} & \text { ACCURACY } \\ & \text { Differential Nonlinearity (DNL) } \\ & \text { Integral Nonlinearity (INL) } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \pm 0.1 \\ & \pm 0.6 \end{aligned}$ |  |  | $\begin{aligned} & \pm 0.65 \\ & \pm 1 \end{aligned}$ |  |  | $\begin{gathered} \pm 2.1 \\ \pm 3.7 \end{gathered}$ |  | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| MAIN DACOUTPUTS <br> Offset Eror Gain Error (with Intemal Reference) <br> Full-Scale Output Current ${ }^{1}$ Output Compliance Range Output Resistance Gain DAC Monotonicity Guaranteed | $\begin{aligned} & -0.001 \\ & \\ & 8.66 \\ & -1.0 \end{aligned}$ | 0 <br> $\pm 2$ <br> 20.2 <br> 10 | $\begin{aligned} & +0.001 \\ & 31.66 \\ & +1.0 \end{aligned}$ | $\begin{aligned} & -0.001 \\ & \\ & 8.66 \\ & -1.0 \end{aligned}$ | 0 <br> $\pm 2$ <br> 20.2 <br> 10 | $\begin{aligned} & +0.001 \\ & \\ & 31.66 \\ & +1.0 \end{aligned}$ | $\begin{aligned} & -0.001 \\ & \\ & 8.66 \\ & -1.0 \end{aligned}$ | 0 <br> $\pm 2$ <br> 20.2 <br> 10 | $\begin{aligned} & +0.001 \\ & \\ & 31.66 \\ & +1.0 \end{aligned}$ | \%FSR <br> \%FSR <br> mA <br> V <br> $M \Omega$ |
| MAIN DAC TEMPERATUREDRIFT <br> Offset <br> Gain Reference Voltage |  | $\begin{aligned} & 0.04 \\ & 100 \\ & 30 \end{aligned}$ |  |  | $\begin{aligned} & 0.04 \\ & 100 \\ & 30 \end{aligned}$ |  |  | $\begin{aligned} & 0.04 \\ & 100 \\ & 30 \end{aligned}$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ppm $/{ }^{\circ} \mathrm{C}$ |
| AUX DACOUTPUTS <br> Resolution <br> Full-Scale Output Current ${ }^{1}$ <br> Output Compliance Range <br> (Source) <br> Output Compliance Range (Sink) <br> Output Resistance Aux DAC Monotonicity Guaranteed | $\begin{aligned} & -1.998 \\ & 0 \\ & 0.8 \end{aligned}$ | 10 | $\begin{aligned} & +1.998 \\ & 1.6 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & -1.998 \\ & 0 \\ & 0.8 \end{aligned}$ | 10 <br> 1 | $\begin{aligned} & +1.998 \\ & 1.6 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & -1.998 \\ & 0 \\ & 0.8 \end{aligned}$ | 10 | $\begin{aligned} & +1.998 \\ & 1.6 \\ & 1.6 \end{aligned}$ | Bits <br> mA <br> V <br> V <br> $M \Omega$ |
| REFERENCE <br> Intemal Reference Voltage Output Resistance |  | $\begin{aligned} & 1.2 \\ & 5 \end{aligned}$ |  |  | $\begin{aligned} & 1.2 \\ & 5 \end{aligned}$ |  |  | $\begin{aligned} & 1.2 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \end{aligned}$ |
| $\begin{aligned} & \text { ANALOG SUPPLY VOLTAGES } \\ & \text { AVDD33 } \\ & \text { CVDD18 } \end{aligned}$ | $\begin{aligned} & 3.13 \\ & 1.70 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 3.47 \\ & 1.90 \end{aligned}$ | $\begin{aligned} & 3.13 \\ & 1.70 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 3.47 \\ & 1.90 \end{aligned}$ | $\begin{aligned} & 3.13 \\ & 1.70 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 3.47 \\ & 1.90 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| DIGITAL SUPPLY VOLTAGES DVDD33 DVDD18 | $\begin{aligned} & 3.13 \\ & 1.70 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 3.47 \\ & 1.90 \end{aligned}$ | $\begin{aligned} & 3.13 \\ & 1.70 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 3.47 \\ & 1.90 \end{aligned}$ | $\begin{aligned} & 3.13 \\ & 1.70 \end{aligned}$ |  | $\begin{aligned} & 3.47 \\ & 1.90 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| POWERCONSUMPTION <br> $1 \times$ Mode, $\mathrm{f}_{\mathrm{DAC}}=100 \mathrm{MSPS}$, IF $=1 \mathrm{MHz}$ <br> $2 \times$ Mode, $\mathrm{f}_{\mathrm{DAC}}=320 \mathrm{MSPS}$, $\mathrm{IF}=16 \mathrm{MHz}$, PLL Off <br> $2 \times$ Mode, $\mathrm{f}_{\mathrm{DAC}}=320 \mathrm{MSPS}$, IF $=16 \mathrm{MHz}$, PLLOn <br> $4 \times$ Mode, f $_{\text {DAd }} 4$ Mod, $f_{\text {DAC }}=500 \mathrm{MSPS}$, $\mathrm{IF}=137.5 \mathrm{MHz}, \mathrm{Q}$ DAC Off |  | 250 <br> 498 <br> 588 <br> 572 | 300 |  | $\begin{aligned} & 250 \\ & 498 \\ & 588 \\ & 572 \end{aligned}$ | 300 |  | $\begin{aligned} & 250 \\ & 498 \\ & 588 \\ & 572 \end{aligned}$ | 300 | mW <br> mW <br> mW <br> mW |


|  | AD9776 |  |  | AD9778 |  |  | AD9779 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Unit |
| $8 \times$ Mode, $\mathrm{f}_{\mathrm{DA}} / 4$ Mod, $\mathrm{f}_{\mathrm{DAC}}=1 \mathrm{GSPS}, \mathrm{IF}=262.5 \mathrm{MHz}$ |  | 980 |  |  | 980 |  |  | 980 |  | mW |
| Power-Down Mode |  | 2 | 3.7 |  | 2 | 3.7 |  | 2 | 3.7 | mW |
| Power Supply Rejection RatioAVDD33 | -0.3 |  | +0.3 | -0.3 |  | +0.3 | -0.3 |  | +0.3 | \%FSR/V |
| OPERATING RANGE | -40 | +25 | +85 | -40 | +25 | +85 | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |

${ }^{1}$ Based on a $10 \mathrm{k} \Omega$ extemal resistor.
$\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\mathrm{max}}, ~$ AVDD33 $=3.3 \mathrm{~V}, \mathrm{DVDD} 33=3.3 \mathrm{~V}, \mathrm{DVDD} 18=1.8 \mathrm{~V}, \mathrm{CVDD18}=1.8 \mathrm{~V}$, Ioutfs $=20 \mathrm{~mA}$, maximum sample rate, unless otherwise noted. LVDS driver and receiver are compliant to the IEEE-1596 reduced range link, unless otherwise noted.
Table 2. AD9776, AD9778, and AD9779 Digital Specifications

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| LVDS RECEIVER INPUTS |  |  |  |  |
| (SYNC_I+, SYNC_I-), SYNC_I+= $\mathrm{V}_{1 \text { A }}$, SYNC_I- = V ${ }_{\text {IB }}$ |  |  |  |  |
| Input Voltage Range, $\mathrm{V}_{\mathrm{IA}}$ or $\mathrm{V}_{\mathrm{IB}}$ | 825 |  | 1575 | mV |
| Input Differential Threshold, $\mathrm{V}_{\text {ITTH }}$ | -100 |  | +100 | mV |
| Input Differential Hysteresis, $\mathrm{V}_{\text {IDTHH }}-\mathrm{V}_{\text {IDTHL }}$ |  | 20 |  | mV |
| Receiver Differential Input Impedance, $\mathrm{Rs}^{1}$ | 80 |  | 120 | $\Omega$ |
| LVDS Input Rate |  |  | 125 | MSPS |
| Set-Up Time, Sync_I to DAC Clock | -0.2 |  |  | ns |
| Hold Time, Sync_I to DAC Clock | 1 |  |  | ns |
| LVDSDRIVER OUTPUTS |  |  |  |  |
| (SYNC_O+, SYNC_O-), SYNC_O+=Vод, SYNC_O- = Vов, 100 何 Temination |  |  |  |  |
| Output Voltage High, $\mathrm{V}_{\text {OA }}$ or $\mathrm{V}_{\text {OB }}$ | 825 |  | 1575 | mV |
| Output Voltage Low, $\mathrm{V}_{\text {OA }}$ or $\mathrm{V}_{\text {OB }}$ | 1025 |  |  | mV |
| Output Differential Voltage, \|Vool | 150 | 200 | 250 | mV |
| Output Offset Voltage, Vos | 1150 |  | 1250 | mV |
| Output Impedance, Single-Ended, Ro | 80 | 100 | 120 | $\Omega$ |
| Maximum Clock Rate | 1 |  |  | GHz |
| DACCLOCKINPUT(CLK+, CLK-) |  |  |  |  |
| Peak-to-Peak Voltage at CLK+and CLK- ${ }^{2}$ | 400 | 800 | 1600 | mV |
| Common-Mode Voltage | 300 | 400 | 500 | mV |
| Maximum Clock Rate ${ }^{3}$ |  | 1 |  | GSPS |
| SERIAL PERIPHERAL INTERFACE |  |  |  |  |
| MaximumClock Rate (SCLK) |  |  | 40 | MHz |
| Minimum Pulse Width High |  |  | 12.5 | ns |
| Minimum Pulse Width Low |  |  | 12.5 | ns |
| INPUTDATA |  |  |  |  |
| Set-Up Time, Input Data To DATACLK (All Modes) | 3.0 |  |  | ns |
| Hold Time, Input Data To DATACLK (All Modes) | -0.78 |  |  | ns |

[^0]
## AD9776/AD9778/AD9779

$\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {MAX }}, ~ A V D D 33=3.3 \mathrm{~V}, \operatorname{DVDD} 33=3.3 \mathrm{~V}, \operatorname{DVDD} 18=1.8 \mathrm{~V}, \mathrm{CVDD} 18=1.8 \mathrm{~V}$, Ioutrs $=20 \mathrm{~mA}$, maximum sample rate, unless otherwise noted.

Table 3. AD9776, AD9778, and AD9779 AC Specifications

| Parameter | AD9776 |  |  | AD9778 |  |  | AD9779 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SPURIOUSFREEDYNAMICRANGE (SFDR) $\begin{aligned} & \mathrm{fDAC}^{=100 \mathrm{MSPS}, \mathrm{four}=20 \mathrm{MHz}} \\ & \mathrm{f}_{\mathrm{DAC}}=200 \mathrm{MSPS}, \mathrm{f}_{\mathrm{our}}=50 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=400 \mathrm{MSPS}, \mathrm{four}=70 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=800 \mathrm{MSPS}, \mathrm{four}=70 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 82 \\ & 81 \\ & 80 \\ & 85 \end{aligned}$ |  |  | $\begin{aligned} & 82 \\ & 81 \\ & 80 \\ & 85 \end{aligned}$ |  |  | $\begin{aligned} & 82 \\ & 82 \\ & 80 \\ & 87 \end{aligned}$ |  | dBC <br> dBc <br> dBC <br> dBc |
| ```TWO-TONE INTERMODULATION DISTORTION (IMD) fDAC }=200\textrm{MSPS},\mp@subsup{f}{\mathrm{ fur }}{}=50\textrm{MHz fDAC }=400\textrm{MSPS},\mathrm{ four }=60\textrm{MHz fDAC}=400\textrm{MSPS},\mp@subsup{\textrm{four}}{\mathrm{ % }}{=80 MHz fDAC = 800 MSPS, four =100 MHz``` |  | $\begin{aligned} & 87 \\ & 80 \\ & 75 \\ & 75 \end{aligned}$ |  |  | $\begin{aligned} & 87 \\ & 85 \\ & 81 \\ & 80 \end{aligned}$ |  |  | $\begin{aligned} & 91 \\ & 85 \\ & 81 \\ & 81 \end{aligned}$ |  | dBc <br> dBC <br> dBC <br> dBC |
| NOISE SPECTRAL DENSITY (NSD) Eight-Tone, 500 kHz Tone Spacing $\begin{aligned} & f_{\text {DAC }}=200 \mathrm{MSPS}, \mathrm{f}_{\mathrm{our}}=80 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=400 \mathrm{MSPS}, \mathrm{f}_{\mathrm{our}}=80 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=800 \mathrm{MSPS}, \mathrm{four}=80 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -152 \\ & -155 \\ & -157.5 \end{aligned}$ |  |  | $\begin{aligned} & -155 \\ & -159 \\ & -160 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & -158 \\ & -160 \\ & -161 \\ & \hline \end{aligned}$ |  | $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ |
| WCDMA ADJ ACENT CHANNEL LEAKAGE RATIO (ACLR), SINGLECARRIER $\begin{aligned} & \mathrm{f}_{\text {DAC }}=491.52 \mathrm{MSPS}, \text { four }=100 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=491.52 \mathrm{MSPS}, \text { four }=200 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 76 \\ & 69 \end{aligned}$ |  |  | $\begin{aligned} & 78 \\ & 73 \end{aligned}$ |  |  | $\begin{aligned} & 79 \\ & 74 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \end{aligned}$ |
| WCDMA SECOND ADJ ACENT CHANNEL LEAKAGE RATIO (ACLR), SINGLECARRIER $\begin{aligned} & \mathrm{f}_{\text {DAC }}=491.52 \mathrm{MSPS}, \text { four }=100 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=491.52 \mathrm{MSPS}, \text { four }=200 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 77.5 \\ & 76 \end{aligned}$ |  |  | $\begin{aligned} & 80 \\ & 78 \end{aligned}$ |  |  | $\begin{aligned} & 81 \\ & 78 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \end{aligned}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | With Respect to | Rating |
| :---: | :---: | :---: |
| AVDD33 | $\begin{aligned} & \text { AGND } \\ & \text { DGND } \\ & \text { CGND } \end{aligned}$ | -0.3 V to +3.6 V |
| DVDD33, DVDD18, CVDD18 | AGND DGND CGND | -0.3 V to +1.98 V |
| AGND | $\begin{aligned} & \text { DGND } \\ & \text { CGND } \end{aligned}$ | -0.3 V to +0.3 V |
| DGND | $\begin{aligned} & \text { AGND } \\ & \text { CGND } \end{aligned}$ | -0.3 V to +0.3 V |
| CGND | $\begin{aligned} & \text { AGND } \\ & \text { DGND } \end{aligned}$ | -0.3 V to +0.3 V |
| I120, VREF, IPTAT | AGND | -0.3V to AVDD33 + 0.3 V |
| loutr-p, lout-n, loutz-p, lout2-N, Aux ${ }_{1-p}$, Aux $_{1-\mathrm{N}}, \mathrm{Aux}_{2-\mathrm{P}}$, Aux ${ }_{2-N}$ | AGND | -1.0Vto AVDD33 +0.3V |
| P1D15 to P1D0, P2D15 to P2D0 | DGND | -0.3V to DVDD33 + 0.3V |
| DATACLK, TXENABLE | DGND | -0.3V to DVDD33 +0.3V |
| CLK+, CLK-, RESET, IRQ, PLL LOCK, SYNC O+, SYNC_O-, SYNC_-1+, SYNC_I- | CGND | -0.3V to CVDD18+0.3V |
| RESET, IRQ, PLL LOCK, SYNC_O+, SYNC̄ O-, SYNC $1+$, SYNC $\overline{-}-$, CSB, SCLK, SDIO, SDO | DGND | -0.3 V to DVDD33 +0.3 V |
| Junction Temperature |  | $+125^{\circ} \mathrm{C}$ |
| Storage Temperature |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## Thermal Resistance

100 -lead, thermally enhanced TQFP Package $\theta_{J A}=27.4^{\circ} \mathrm{C} / \mathrm{W}$ (with no airflow movement).

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on thehuman body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD9776/AD9778/AD9779

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. AD9776 Pin Configuration
Table 5. AD 9776 Pin Function Description

| Pin No. | Mnemonic | Description | Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CVDD18 | 1.8V Clock Supply | 19 | P1D <9> | Port 1, Data Input D9 |
| 2 | CVDD18 | 1.8VClock Supply | 20 | P1D <8> | Port 1, Data Input D8 |
| 3 | CGND | Clock Common | 21 | P1D < $7>$ | Port 1, Data Input D7 |
| 4 | CGND | Clock Common | 22 | DGND | Digital Common |
| 5 | CLK+ ${ }^{1}$ | Differential Clock Input | 23 | DVDD18 | 1.8V Digital Supply |
| 6 | CLK- ${ }^{1}$ | Differential Clock Input | 24 | P1D <6> | Port 1, Data Input D6 |
| 7 | CGND | Clock Common | 25 | P1D < $5>$ | Port 1, Data Input D5 |
| 8 | CGND | Clock Common | 26 | P1D <4> | Port 1, Data Input D4 |
| 9 | CVDD18 | 1.8VClock Supply | 27 | P1D <3> | Port 1, Data Input D3 |
| 10 | CVDD18 | 1.8VClock Supply | 28 | P1D $<2>$ | Port 1, Data Input D2 |
| 11 | CGND | Clock Common | 29 | P1D<1> | Port 1, Data Input D1 |
| 12 | AGND | Analog Common | 30 | P1D $<0>$ | Port 1, Data Input D0 |
| 13 | SYNC_I+ | Differential Synchronization Input | 31 | NC | No Connect |
| 14 | SYNC I- | Differential Synchronization Input | 32 | DGND | Digital Common |
| 15 | DGND | Digital Common | 33 | DVDD18 | 1.8V Digital Supply |
| 16 | DVDD18 | 1.8V Digital Supply | 34 | NC | No Connect |
| 17 | P1D <11> | Port 1, Data Input D11 (MSB) | 35 | NC | No Connect |
| 18 | P1D < 10> | Port 1, Data Input D10 | 36 | NC | No Connect |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 37 | DATACLK | Data Clock Output |
| 38 | DVDD33 | 3.3 V Digital Supply |
| 39 | TXENABLE | Transmit Enable |
| 40 | P2D <11> | Port 2, Data Input D11 (MSB) |
| 41 | P2D < 10> | Port 2, Data Input D10 |
| 42 | P2D <9> | Port 2, Data Input D9 |
| 43 | DVDD18 | 1.8V Digital Supply |
| 44 | DGND | Digital Common |
| 45 | P2D <8> | Port 2, Data Input D8 |
| 46 | P2D < $7>$ | Port 2, Data Input D7 |
| 47 | P2D $<6>$ | Port 2, Data Input D6 |
| 48 | P2D $<5>$ | Port 2, Data Input D5 |
| 49 | P2D <4> | Port 2, Data Input D4 |
| 50 | P2D $<3>$ | Port 2, Data Input D3 |
| 51 | P2D $<2>$ | Port 2, Data Input D2 |
| 52 | P2D $<1>$ | Port 2, Data Input D1 |
| 53 | DVDD18 | 1.8V Digital Supply |
| 54 | DGND | Digital Common |
| 55 | P2D $<0>$ | Port 2, Data Input D0 |
| 56 | NC | No Connect |
| 57 | NC | No Connect |
| 58 | NC | No Connect |
| 59 | NC | No Connect |
| 60 | DVDD18 | 1.8V Digital Supply |
| 61 | DVDD33 | 3.3V Digital Supply |
| 62 | SYNCO- | Differential Synchronization Output |
| 63 | SYNC_O+ | Differential Synchronization Output |
| 64 | DGND | Digital Common |
| 65 | PLL_LOCK | PLL Lock Indicator |
| 66 | SDO | SPI Port Data Output |
| 67 | SDIO | SPI Port Data Input/Output |
| 68 | SCLK | SPI Port Clock |
| 69 | CSB | SPI Port Chip Select Bar |
| 70 | RESET | Reset, Active High |
| 71 | IRQ | Intemupt Request |
| 72 | AGND | Analog Common |
| 73 | IPTAT | Reference Current |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 74 | VREF | Voltage Reference Output |
| 75 | 1120 | $120 \mu \mathrm{~A}$ Reference Current |
| 76 | AVDD33 | 3.3V Analog Supply |
| 77 | AGND | Analog Common |
| 78 | AVDD33 | 3.3V Analog Supply |
| 79 | AGND | Analog Common |
| 80 | AVDD33 | 3.3V Analog Supply |
| 81 | AGND | Analog Common |
| 82 | AGND | Analog Common |
| 83 | OUT2_P | Differential DAC Current Output, Channel 2 |
| 84 | OUT2_N | Differential DAC Current Output, Channel 2 |
| 85 | AGND | Analog Common |
| 86 | AUX2_P | Auxiliary DAC Voltage Output, Channel 2 |
| 87 | AUX2_N | Auxiliary DAC Voltage Output, Channel 2 |
| 88 | AGND | Analog Common |
| 89 | AUX1_N | Auxiliary DACVoltage Output, Channel 1 |
| 90 | AUX1_P | Auxiliary DAC Voltage Output, Channel 1 |
| 91 | AGND | Analog Common |
| 92 | OUT1_N | Differential DAC Current Output, Channel 1 |
| 93 | OUT1_P | Differential DACCurrent Output, Channel 1 |
| 94 | AGND | Analog Common |
| 95 | AGND | Analog Common |
| 96 | AVDD33 | 3.3V Analog Supply |
| 97 | AGND | Analog Common |
| 98 | AVDD33 | 3.3V Analog Supply |
| 99 | AGND | Analog Common |
| 100 | AVDD33 | 3.3V Analog Supply |

## AD9776/AD9778/AD9779



Figure 3. AD9778 Pin Configuration

Table 6. AD 9778 Pin Function Description

| Pin No. | Mnemonic | Description | Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CVDD18 | 1.8VClock Supply | 21 | P1D <9> | Port 1, Data Input D9 |
| 2 | CVDD18 | 1.8VClock Supply | 22 | DGND | Digital Common |
| 3 | CGND | Clock Common | 23 | DVDD18 | 1.8V Digital Supply |
| 4 | CGND | Clock Common | 24 | P1D <8> | Port 1, Data Input D8 |
| 5 | CLK ${ }^{1}$ | Differential Clock Input | 25 | P1D <7> | Port 1, Data Input D7 |
| 6 | CLK- ${ }^{1}$ | Differential Clock Input | 26 | P1D $<6>$ | Port 1, Data Input D6 |
| 7 | CGND | Clock Common | 27 | P1D < $5>$ | Port 1, Data Input D5 |
| 8 | CGND | Clock Common | 28 | P1D <4> | Port 1, Data Input D4 |
| 9 | CVDD18 | 1.8V Clock Supply | 29 | P1D $<3>$ | Port 1, Data Input D3 |
| 10 | CVDD18 | 1.8VClock Supply | 30 | P1D <2> | Port 1, Data Input D2 |
| 11 | CGND | Clock Common | 31 | P1D $<1>$ | Port 1, Data Input D1 |
| 12 | AGND | Analog Common | 32 | DGND | Digital Common |
| 13 | SYNC I + | Differential Synchronization Input | 33 | DVDD18 | 1.8V Digital Supply |
| 14 | SYNC_I- | Differential Synchronization Input | 34 | P1D <0> | Port 1, Data Input D0 |
| 15 | DGND | Digital Common | 35 | NC | No Connect |
| 16 | DVDD18 | 1.8V Digital Supply | 36 | NC | No Connect |
| 17 | P1D <13> | Port 1, Data Input D13 (MSB) | 37 | DATACLK | Data Clock Output |
| 18 | P1D <12> | Port 1, Data Input D12 | 38 | DVDD33 | 3.3V Digital Supply |
| 19 | P1D <11> | Port 1, Data Input D11 | 39 | TXENABLE | Transmit Enable |
| 20 | P1D <10> | Port 1, Data Input D10 | 40 | P2D <13> | Port 2, Data Input D13 (MSB) |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 41 | P2D <12> | Port 2, Data Input D12 |
| 42 | P2D <11> | Port 2, Data Input D11 |
| 43 | DVDD18 | 1.8V Digital Supply |
| 44 | DGND | Digital Common |
| 45 | P2D <10> | Port 2, Data Input D10 |
| 46 | P2D <9> | Port 2, Data Input D9 |
| 47 | P2D <8> | Port 2, Data Input D8 |
| 48 | P2D <7> | Port 2, Data Input D7 |
| 49 | P2D <6> | Port 2, Data Input D6 |
| 50 | P2D < $5>$ | Port 2, Data Input D5 |
| 51 | P2D <4> | Port 2, Data Input D4 |
| 52 | P2D <3> | Port 2, Data Input D3 |
| 53 | DVDD18 | 1.8V Digital Supply |
| 54 | DGND | Digital Common |
| 55 | P2D <2> | Port 2, Data Input D2 |
| 56 | P2D $<1>$ | Port 2, Data Input D1 |
| 57 | P2D $<0>$ | Port 2, Data Input D0 |
| 58 | NC | No Connect |
| 59 | NC | No Connect |
| 60 | DVDD18 | 1.8V Digital Supply |
| 61 | DVDD33 | 3.3V Digital Supply |
| 62 | SYNC_O- | Differential Synchronization Output |
| 63 | SYNC_O+ | Differential Synchronization Output |
| 64 | DGND | Digital Common |
| 65 | PLL_LOCK | PLL Lock Indicator |
| 66 | SDO | SPI Port Data Output |
| 67 | SDIO | SPI Port Data Input/Output |
| 68 | SCLK | SPI Port Clock |
| 69 | CSB | SPI Port Chip Select Bar |
| 70 | RESET | Reset, Active High |
| 71 | IRQ | Interupt Request |
| 72 | AGND | Analog Common |
| 73 | IPTAT | ReferenceCurrent |
| 74 | VREF | Voltage Reference Output |
| 75 | 1120 | $120 \mu$ A Reference Current |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 76 | AVDD33 | 3.3V Analog Supply |
| 77 | AGND | Analog Common |
| 78 | AVDD33 | 3.3V Analog Supply |
| 79 | AGND | Analog Common |
| 80 | AVDD33 | 3.3V Analog Supply |
| 81 | AGND | Analog Common |
| 82 | AGND | Analog Common |
| 83 | OUT2_P | Differential DAC Current Output, Channel 2 |
| 84 | OUT2_N | Differential DACCurrent Output, Channel 2 |
| 85 | AGND | Analog Common |
| 86 | AUX2_P | Auxiliary DAC Voltage Output, Channel 2 |
| 87 | AUX2_N | Auxiliary DAC Voltage Output, Channel 2 |
| 88 | AGND | Analog Common |
| 89 | AUX1_N | Auxiliary DAC Voltage Output, Channel 1 |
| 90 | AUX1_P | Auxiliary DAC Voltage Output, Channel 1 |
| 91 | AGND | Analog Common |
| 92 | OUT1_N | Differential DAC Current Output, Channel 1 |
| 93 | OUT1_P | Differential DAC Current Output, Channel 1 |
| 94 | AGND | Analog Common |
| 95 | AGND | Analog Common |
| 96 | AVDD33 | 3.3V Analog Supply |
| 97 | AGND | Analog Common |
| 98 | AVDD33 | 3.3V Analog Supply |
| 99 | AGND | Analog Common |
| 100 | AVDD33 | 3.3V Analog Supply |

## AD9776/AD9778/AD9779



Table 7. AD9779 Pin Function Descriptions

| Pin No. | Mnemonic | Description | Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CVDD18 | 1.8V Clock Supply | 20 | P1D <12> | Port 1, Data Input D12 |
| 2 | CVDD18 | 1.8VClock Supply | 21 | P1D <11> | Port 1, Data Input D11 |
| 3 | CGND | Clock Common | 22 | DGND | Digital Common |
| 4 | CGND | Clock Common | 23 | DVDD18 | 1.8V Digital Supply |
| 5 | CLK ${ }^{1}$ | Differential Clock Input | 24 | P1D <10> | Port 1, Data Input D10 |
| 6 | CLK- ${ }^{1}$ | Differential Clock Input | 25 | P1D <9> | Port 1, Data Input D9 |
| 7 | CGND | Clock Common | 26 | P1D <8> | Port 1, Data Input D8 |
| 8 | CGND | Clock Common | 27 | P1D < $7>$ | Port 1, Data Input D7 |
| 9 | CVDD18 | 1.8V Clock Supply | 28 | P1D <6> | Port 1, Data Input D6 |
| 10 | CVDD18 | 1.8V Clock Supply | 29 | P1D < $5>$ | Port 1, Data Input D5 |
| 11 | CGND | Clock Common | 30 | P1D <4> | Port 1, Data Input D4 |
| 12 | AGND | Analog Common | 31 | P1D <3> | Port 1, Data Input D3 |
| 13 | SYNC_I+ | Differential Synchronization Input | 32 | DGND | Digital Common |
| 14 | SYNC_I- | Differential Synchronization Input | 33 | DVDD18 | 1.8V Digital Supply |
| 15 | DGND | Digital Common | 34 | P1D <2> | Port 1, Data Input D2 |
| 16 | DVDD18 | 1.8V Digital Supply | 35 | P1D $<1>$ | Port 1, Data Input D1 |
| 17 | P1D <15> | Port 1, Data Input D15 (MSB) | 36 | P1D $<0>$ | Port 1, Data Input D0 (LSB) |
| 18 | P1D <14> | Port 1, Data Input D14 | 37 | DATACLK | Data Clock Output |
| 19 | P1D <13> | Port 1, Data Input D13 | 38 | DVDD33 | 3.3 V Digital Supply |


| Pin No. | Mnemonic | Description | Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 39 | TXENABLE | Transmit Enable | 75 | 1120 | $120 \mu$ A Reference Current |
| 40 | P2D <15> | Port 2, Data Input D15 (MSB) | 76 | AVDD33 | 3.3V Analog Supply |
| 41 | P2D <14> | Port 2, Data Input D14 | 77 | AGND | Analog Common |
| 42 | P2D <13> | Port 2, Data Input D13 | 78 | AVDD33 | 3.3V Analog Supply |
| 43 | DVDD18 | 1.8V Digital Supply | 79 | AGND | Analog Common |
| 44 | DGND | Digital Common | 80 | AVDD33 | 3.3V Analog Supply |
| 45 | P2D <12> | Port 2, Data Input D12 | 81 | AGND | Analog Common |
| 46 | P2D <11> | Port 2, Data Input D11 | 82 | AGND | Analog Common |
| 47 | P2D < 10> | Port 2, Data Input D10 | 83 | OUT2_P | Differential DAC Current Output, |
| 48 | P2D <9> | Port 2, Data Input D9 |  |  | Channel 2 |
| 49 | P2D <8> | Port 2, Data Input D8 | 84 | OUT2_N | Differential DAC Current Output, Channel 2 |
| 50 | P2D < $7>$ | Port 2, Data Input D7 |  | AGND | Channel 2 |
| 51 | P2D <6> | Port 2, Data Input D6 | 85 | AGND | Analog Common |
| 52 | P2D <5> | Port 2, Data Input D5 | 86 | AUX2_P | Auxiliary DAC Voltage Output, Channel 2 |
| 53 | DVDD18 | 1.8V Digital Supply | 87 | AUX2 N | Auxiliary DAC Voltage Output, |
| 54 | DGND | Digital Common | 87 | AUX2_ | Channel 2 |
| 55 | P2D <4> | Port 2, Data Input D4 | 88 | AGND | Analog Common |
| 56 | P2D $<3>$ | Port 2, Data Input D3 | 89 | AUX1_N | Auxiliary DAC Voltage Output, |
| 57 | P2D $<2>$ | Port 2, Data Input D2 |  |  | Channel 1 |
| 58 59 | P2D $<1>$ P2D $<0>$ | Port 2, Data Input D1 <br> Port2 DataInputD0(LSB) | 90 | AUXI_P | Auxiliary DAC Voltage Output, |
| 59 60 | P2D <0> | Port 2, Data Input D0 (LSB) 18VDigital Supply |  | AGND | Channel 1 |
| 61 | DVDD18 | 1.8V Digital Supply 3.3 V Digital Supply | 91 92 | AGND OUT1 N | Analog Common Differential DAC Current Output, |
| 62 | SYNC_O- | Differential Synchronization Output |  |  | Channel 1 |
| 63 | SYNC-O+ | Differential Synchronization Output | 93 | OUT1_P | Differential DAC Current Output, Channel 1 |
| 64 | DGND | Digital Common |  |  | Channel 1 |
| 65 | PLL_LOCK | PLL Lock Indicator | 94 | AGND | Analog Common |
| 66 | SPI_SDO | SPI Port Data Output | 95 | AGND | Analog Common |
| 67 | SPI_SDIO | SPI Port Data Input/Output | 96 | AVDD33 | 3.3V Analog Supply |
| 68 | SCLK | SPI Port Clock | 97 | AGND | Analog Common |
| 69 | SPI_CSB | SPI Port Chip Select Bar | 98 | AVDD33 | 3.3V Analog Supply |
| 70 | RESET | Reset, Active High | 99 | AGND | Analog Common |
| 71 | IRQ | Interupt Request | 100 | AVDD33 | 3.3V Analog Supply |
| 72 | AGND | Analog Common | ${ }^{1}$ The combined differential clock input at the CLK+and CLK- pins are referred to as DACCLK. |  |  |
| 73 | IPTAT | Reference Current |  |  |  |
| 74 | VREF | Voltage Reference Output |  |  |  |

## AD9776/AD9778/AD9779

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. AD9779 Typical INL


Figure 6. AD9779 Typical DNL


Figure 7. AD9779 In-Band SFDR vs. fout, 1x Interpolation


Figure 8. AD9779 In-Band SFDR vs. fout, $2 \times$ Interpolation


Figure 9. AD9779 In-Band SFDR vs. fout, $4 \times$ Interpolation


Figure 10. AD9779 In-Band SFDR vs. fout, $8 \times$ Interpolation

## AD9776/AD9778/AD9779



Figure 11. AD9779 Out-of-Band SFDR vs. fout, $2 \times$ Interpolation


Figure 12. AD9779 Out-of-Band SFDR vs. fout, $4 \times$ Interpolation


Figure 13. AD9779 Out-of-Band SFDR vs. fout, $8 \times$ Interpolation


Figure 14. AD9779 In-Band SFDR, $4 \times$ Interpolation, $f_{\text {DATA }}=100$ MSPS, PLL On/Off


Figure 15. AD9779 In-Band SFDR vs. Digital Full-Scale Input


Figure 16. AD9779 In-Band SFDR vs. Output Full-Scale Current

## AD9776/AD9778/AD9779



Figure 17. AD9779 Third Order IMD vs. fout, $1 \times$ Interpolation


Figure 18. AD9779 Third Order IMD vs. fout, $2 \times$ Interpolation


Figure 19. AD9779 Third Order IMD vs. fout, $4 \times$ Interpolation


Figure 20. AD9779 Third Order IMD vs. fout, $8 \times$ Interpolation


Figure 21. AD9779 Third Order IMD vs. fout, $4 \times$ Interpolation, $f_{\text {DATA }}=100$ MSPS, PLL On vs. PLL Off


Figure 22. AD9779 Third Order IMD vs. fout, over 50 Parts, $4 \times$ Interpolation, $f_{\text {DATA }}=200$ MSPS


Figure 23. AD9779 Single Tone, $4 \times$ Interpolation, $f_{\text {DATA }}=100$ MSPS, $f_{\text {OUT }}=30 \mathrm{MHz}$


Figure 24. AD9779 Two-Tone Spectrum, $4 \times$ Interpolation, $f_{D A T A}=100$ MSPS, $f_{\text {out }}=30,35 \mathrm{MHz}$


Figure 25. AD9779 Noise Spectral Density vs. Digital Full-Scale of Single-Tone Input, $f_{\text {DATA }}=200$ MSPS, $2 \times$ Interpolation


Figure 26. AD9779 Noise Spectral Density vs. $f_{D A C}$, Eight-Tone Input with 500 kHz Spacing, $f_{\text {DATA }}=200 \mathrm{MSPS}$


Figure 27. AD9779 Noise Spectral Density vs. fDAC, Single-Tone Input at -6dBFS


Figure 28. AD9779 ACLR for First Adjacent Band WCDMA, $4 \times$ Interpolation, $f_{\text {DATA }}=122.88$ MSPS, On-Chip Modulation Translates Baseband Signal to IF

## AD9776/AD9778/AD9779



Figure 29. AD9779 WCDMA Signal, 4× Interpolation, $f_{\text {DATA }}=122.88$ MSPS, $f_{\text {DAC }} / 4$ Modulation


Figure 30. AD9779 ACLR for Third Adjacent Band WCDMA, $4 \times$ Interpolation, $f_{\text {DATA }}=122.88$ MSPS, On-Chip Modulation Translates Baseband Signal to IF


Figure 31. AD9779 ACLR for Second Adjacent Band WCDMA, $4 \times$ Interpolation, $f_{\text {DATA }}=122.88$ MSPS. On-Chip Modulation Translates Baseband Signal to IF


Figure 32. AD9779 Multicarrier WCDMA Signal, $4 \times$ Interpolation, $f_{D A C}=122.88$ MSPS, $f_{D A C} / 4$ Modulation


Figure 33. AD778 Typical INL


Figure 34. AD9778 Typical DNL


Figure 35. AD9778 IMD, $4 \times$ Interpolation


Figure 36. AD9778 In-Band SFDR, $2 \times$ Interpolation


Figure 37. AD9778 ACLR, Single-Carrier WCDMA, $4 \times$ Interpolation,
$f_{\text {DATA }}=122.88$ MSPS, Amplitude $=-3 \mathrm{dBFS}$


Figure 38. AD9778 ACLR, $f_{\text {DATA }}=122.88$ MSPS, $4 \times$ Interpolation, $f_{\text {DAC }} 4$ Modulation


Figure 39. AD9778 Noise Spectral Density vs. fDAC Eight-Tone Input with 500 kHz Spacing, $f_{\text {DATA }}=200$ MSPS


Figure 40. AD9778 Noise Spectral Density vs. fDAC Single-Tone Input at $-6 \mathrm{dBFS}, f_{\text {DATA }}=200 \mathrm{MSPS}$

## AD9776/AD9778/AD9779



Figure 41. AD9776 Typical INL


Figure 42. AD9776 Typical DNL


Figure 43. AD9776 IMD, 4× Interpolation


Figure 44. AD9776 In-Band SFDR, $2 \times$ Interpolation


Figure 45. AD9776, Single Carrier WCDMA, $4 \times$ Interpolation, $f_{\text {DATA }}=122.88$ MSPS, Amplitude $=-3 \mathrm{dBFS}$


Figure 46. AD9776 ACLR, $f_{\text {DATA }}=122.88$ MSPS, $4 \times$ Interpolation, $f_{\text {DAd }} 4$ Modulation


Figure 47. AD9776 Noise Spectral Density vs. foAc, Eight-Tone Input with 500 kHz Spacing, $f_{\text {DATA }}=200 \mathrm{MSPS}$


Figure 48. AD9776 Noise Spectral Density vs. $f_{D A C,}$ Single-Tone Input at -6 dBFS, $f_{\text {DATA }}=200 \mathrm{MSPS}$

## AD9776/AD9778/AD9779

## TERMINOLOGY

## Linearity Error (Integral Nonlinearity or INL)

Linearity error is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero scale to full scale.

## Differential Nonlinearity (DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

## Monotonicity

A DAC is monotonic if the output either increases or remains constant as the digital input increases.

## Offset Error

The deviation of the output current from the ideal of zero is called offset error. For Iouta, 0 mA output is expected when the inputs are all 0 s . For Ioutb, 0 mA output is expected when all inputs are set to 1 .

## Gain Error

The difference between the actual and ideal output span. The actual span is determined by the difference between the output when all inputs are set to 1 and the output when all inputs are set to 0 .

## Output Compliance Range

The range of allowable voltage at the output of a current-output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

## Temperature Drift

Temperature drift is specified as the maximum change from the ambient $\left(25^{\circ} \mathrm{C}\right)$ value to the value at either $\mathrm{T}_{\text {min }}$ or $\mathrm{T}_{\mathrm{MAX}}$. For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per degree Celsius. For reference drift, the drift is reported in ppm per degree Celsius.

## Power Supply Rejection

The maximum change in the full-scale output as the supplies are varied from minimum to maximum specified voltages.

## Settling Time

The time required for the output to reach and remain within a specified error band around its final value, measured from the start of the output transition.

## In-Band Spurious Free Dynamic Range (SFDR)

The difference, in decibels, between the peak amplitude of the output signal and the peak spurious signal between dc and the frequency equal to half the input data rate.

Out-of-Band Spurious Free Dynamic Range (SFDR)
The difference, in decibels, between the peak amplitude of the output signal and the peak spurious signal within the band that starts at the frequency of the input data rate and ends at the Nyquist frequency of the DAC output sample rate. Normally, energy in this band is rejected by the interpolation filters. This specification therefore defines how well the interpolation filters work and the effect of other parasitic coupling paths to the DAC output.

## Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured fundamental. It is expressed as a percentage or in decibels.

## Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

## Interpolation Filter

If the digital inputs to the DAC are sampled at a multiple rate of $\mathrm{f}_{\text {DATA }}$ (interpolation rate), a digital filter can be constructed that has a sharp transition band near $\mathrm{f}_{\mathrm{DATA}} / 2$. Images that typically appear around $\mathrm{f}_{\mathrm{DAC}}$ (output data rate) can be greatly suppressed.

## Adjacent Channel Leakage Ratio (ACLR)

The ratio in dBc between the measured power within a channel relative to its adjacent channel.

## Complex Image Rejection

In a traditional two-part upconversion, two images are created around the second IF frequency. These images have the effect of wasting transmitter power and system bandwidth. By placing the real part of a second complex modulator in series with the first complex modulator, either the upper or lower frequency image near the second IF can be rejected.

## AD9776/AD9778/AD9779

## THEORY OF OPERATION

The AD9776/AD9778/AD9779 combine many features that make them very attractive DACs for wired and wireless communications systems. The dual digital signal path and dual DAC structure allow an easy interface with common quadrature modulators when designing single sideband transmitters. The speed and performance of the parts allow wider bandwidths and more carriers to be synthesized than in previously available DACs. The digital engine uses a breakthrough filter architecture that combines the interpolation with a digital quadrature modulator. This allows the parts to do digital quadrature frequency upconversion. They also have features that allow simplified synchronization with incoming data and between multiple parts.

The serial port configuration is controlled by Reg. 0x00, Bits $\langle 6: 7>$. It is important to note that the configuration changes immediately upon writing to the last bit of the byte. For multibyte transfers, writing to this register might occur during the middle of a communication cycle. Care must be taken to compensate for this new configuration for the remaining bytes of the current communication cycle.

The same considerations apply to setting the software reset, RESET (Reg. 0x00, Bit 5) or pulling the RESET pin (Pin 70) high. All registers are set to their default values, except Reg. 0x00 and Reg. 0x04, which remain unchanged.

Use of only single-byte transfers when changing serial port configurations or initiating a software reset is recommended to prevent unexpected device behavior.

As described in this section, all serial port data is transferred to/from the device in synchronization to the SCLK pin. If synchronization is lost, the device has the ability to asynchronously terminate an I/O operation, putting the serial port controller into a known state and thereby regaining synchronization.

## SERIAL PERIPHERAL INTERFACE



The serial port is a flexible, synchronous serial communications port allowing easy interface to many industry-standard microcontrollers and microprocessors. The serial I/O is compatible with most synchronous transfer formats, including both the Motorola SPI ${ }^{\oplus}$ and Intel ${ }^{\oplus}$ SSR protocols. The interface allows read/write access to all registers that configure the AD9776/ AD9778/AD9779. Single or multiple byte transfers are sup-
ported, as well as MSB-first or LSB-first transfer formats. The serial interface ports can be configured as a single pin I/O (SDIO) or two unidirectional pins for input/output (SDIO/SDO).

## General Operation of the Serial Interface

There are two phases to a communication cycle with the AD977x. Phase 1 is the instruction cycle, which is the writing of an instruction byte into the device, coincident with the first eight SCLK rising edges. The instruction byte provides the serial port controller with information regarding the data transfer cycle, which is Phase 2 of the communication cycle. The Phase 1 instruction byte defines whether the upcoming data transfer is a read or write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer. The first eight SCLK rising edges of each communication cycle are used to write the instruction byte into the device.

A logic high on the CSB pin followed by a logic low resets the SPI port timing to the initial state of the instruction cycle. From this state, the next eight rising SCLK edges represent the instruction bits of the current I/O operation, regardless of the state of the internal registers or the other signal levels at the inputs to the SPI port. If the SPI port is in the midst of an instruction cycle or a data transfer cycle, none of the present data is written.

The remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the device and the system controller. Phase 2 of the communication cycle is a transfer of $1,2,3$, or 4 data bytes as determined by the instruction byte. Using one multibyte transfer is preferred. Single-byte data transfers are useful to reduce CPU overhead when register access requires only one byte. Registers change immediately upon writing to the last bit of each transfer byte.

## Instruction Byte

The instruction byte contains the information shown in Table 8.

Table 8. SPI Instruction Byte

| MSB |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{1 7}$ | $\mathbf{1 6}$ | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ |
| R/W | N1 | N0 | A4 | A3 | A2 | A1 | A0 |

R/W, Bit 7 of the instruction byte, determines whether a read or a write data transfer occurs after the instruction byte write. Logic high indicates a read operation. Logic 0 indicates a write operation.

N 1 and N0, Bits 6 and 5 of the instruction byte, determine the number of bytes to be transferred during the data transfer cycle. The bit decodes are shown in Table 9.

A4, A3, A2, A1, and A0-Bits 4, 3, 2, 1, and 0, respectively, of the instruction byte-determine which register is accessed

## AD9776/AD9778/AD9779

during the data transfer portion of the communications cycle. For multibyte transfers, this address is the starting byte address. The remaining register addresses are generated by the device based on the LSB-first bit (Reg. 0x00, Bit 6).

Table 9. Byte Transfer Count

| N0 | N1 | Description |
| :--- | :--- | :--- |
| 0 | 0 | Transfer one byte |
| 0 | 1 | Transfer two bytes |
| 1 | 0 | Transfer three bytes |
| 1 | 1 | Transfer four bytes |

## Serial Interface Port Pin Descriptions

## Serial Clock (SCLK)

The serial clock pin is used to synchronize data to and from the device and to run the internal state machines. SCLK's maximum frequency is 40 MHz . All data input is registered on the rising edge of SCLK. All data is driven out on the falling edge of SCLK.

## Chip Select (CSB)

Active low input starts and gates a communication cycle. It allows more than one device to be used on the same serial communications lines. The SDO and SDIO pins go to a high impedance state when this input is high. Chip select should stay low during the entire communication cycle.

## Serial Data I/O (SDIO)

Data is always written into the device on this pin. However, this pin can be used as a bidirectional data line. The configuration of this pin is controlled by Register 0x00, Bit 7. The default is Logic 0 , which configures the SDIO pin as unidirectional.

## Serial Data Out (SDO)

Data is read from this pin for protocols that use separate lines for transmitting and receiving data. In the case where the device operates in a single bidirectional I/O mode, this pin does not output data and is set to a high impedance state.

## MSB/LSB TRANSFERS

The serial port can support both MSB-first and LSB-first data formats. This functionality is controlled by Register Bit LSB first (Reg. 0x00, Bit 6). The default is MSB first (LSB first $=0$ ).

When LSB first $=0$ (MSB first) the instruction and data bit must be written from MSB to LSB. Multibyte data transfers in MSB-first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes should follow from high address to low address. In MSB-first mode, the serial port internal byte address generator decrements for each data byte of the multibyte communication cycle.

When LSB first $=1$ (LSB first) the instruction and data bit must be written from LSB to MSB. Multibyte data transfers in LSBfirst format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. The serial port internal byte address generator increments for each byte of the multibyte communication cycle.

The serial port controller data address decrements from the data address written toward $0 x 00$ for multibyte I/O operations if the MSB-first mode is active. The serial port controller address increments from the data address written toward $0 \times 1 \mathrm{~F}$ for multibyte I/O operations if the LSB-first mode is active.


Figure 50. Serial Register Interface Timing MSB First


Figure 51. Serial Register Interface Timing LSB First


Figure 52. Timing Diagram for SPI Register Write


Figure 53. Timing Diagram for SPI Register Read

## SPI REGISTER MAP

Table 10.

| Register Name | Address |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Def. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Comm | 0x00 | 00 | SDIO Bidirectional | LSB/MSB First | Software Reset | Power-Down Mode | Auto PowerDown Enable |  | PLL Lock Indicator (Read Only) |  | 0x00 |
| Digital Control | 0x01 | 01 | Filter Interpolation Factor <1:0> |  | Filter Modulation Mode <3:0> |  |  |  |  | Zero Stuffing Enable | 0x00 |
|  | 0x02 | 02 | Data Format | Dual/Interleaved Data Bus Mode | Real Mode | Data Clock Delay Enable | Inverse Sinc Enable | DATACLK Invert | TxEnable Invert | Q First | 0x00 |
| Sync Control | 0x03 | 03 | Data Clock Delay Mode <1:0> |  | Data Clock Divide Ratio <1:0> |  | Reserved |  |  |  | 0x00 |
|  | 0x04 | 04 | Data Clock Delay <3:0> |  |  |  | Output Sync Pulse Divide <2:0> |  |  | $\begin{array}{\|l\|} \hline \text { Sync Out } \\ \text { Delay }<4> \end{array}$ | 0x00 |
|  | 0x05 | 05 | Sync Out Delay <3:0> |  |  |  | Input Sync Pulse Frequency Ratio <2:0> |  |  | Sync Input <br> Delay <4> | 0x00 |
|  | 0x06 | 06 | Sync Input Delay <3:0> |  |  |  | Input Sync Pulse Timing Error Tolerance $<3: 0>$ |  |  |  | 0x00 |
|  | 0x07 | 07 | Sync Receiver Enable | Sync Driver Enable | Sync Triggering Edge | DACClock Offset <4:0> |  |  |  |  | 0x00 |
| PШControl | 0x08 | 08 | PLL Band Select < 5:0> |  |  |  |  |  | $\begin{gathered} \hline \text { PLL VCOAGC Gain } \\ <1: 0> \end{gathered}$ |  | 0xCF |
|  | 0x09 | 09 | PLLEnable $\quad$ PLL VCO Divider Ratio <1:0> |  |  | PLL Loop Divide Ratio <1:0> PL Bias Setting <2:0> |  |  |  |  | $0 \times 37$ |
| Misc Control | 0xOA | 10 | PLL Control Voltage Range <2:0> (Read Only) |  |  | PLL Loop Bandwidth Adjustment <4:0> |  |  |  |  | 0x38 |
| IDAC Control Register | OxOB | 11 | I DACGain Adjustment<7:0> |  |  |  |  |  |  |  | 0xF9 |
|  | 0x0C | 12 | I DACSleep | I DAC Power Down |  |  |  |  | I DAC Gain Adjustment <9:8> |  | 0x01 |
| Aux DAC1 Control Register | Ox0D | 13 | Auxiliary DAC1 Data $<7: 0 \gg$ |  |  |  |  |  |  |  | 0x00 |
|  | 0xOE | 14 | Auxiliary DAC1 Sign | $\begin{array}{\|c\|} \hline 1 \end{array} \begin{gathered} \text { Auxiliary DAC1 } \\ \text { Current } \\ \text { Direction } \\ \hline \end{gathered}$ | Auxiliary DAC1 Power-Down |  |  |  | Auxiliary DAC1 Data <9:8> |  | 0x00 |
| QDAC Control Register | 0xOF | 15 | Q DAC Gain Adjustment <7;0> |  |  |  |  |  |  |  | 0xF9 |
|  | 0x10 | 16 | Q DAC SleepQDACPower- <br> Down |  |  |  |  |  | Q DAC Gain Adjustment <9:8> |  | 0x01 |
| AuxDAC Control Register | 0x11 | 17 | Auxiliary DAC2 Data <7:0> |  |  |  |  |  |  |  | 0x00 |
|  | 0x12 | 18 | $\begin{aligned} & \text { Auxiliary DAC2 } \\ & \text { Sian } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { Auxiliary DAC2 } \\ \text { Current } \\ \text { Direction } \end{array}$ | Auxiliary DAC2 Power-Down |  |  |  | Auxiliary $<$ | $\begin{aligned} & \text { JAC2 Data } \\ & : 8> \end{aligned}$ | 0x00 |
|  | $\begin{array}{\|l\|} \hline 0 \times 13 \\ \text { to } \\ 0 \times 18 \end{array}$ | $\begin{aligned} & 19 \text { to } \\ & 24 \end{aligned}$ |  |  |  | Reserved |  |  |  |  |  |
| Intemupt Register | 0x19 | 25 |  | Sync Delay IRQ |  |  |  | Sync Delay IRQ Enable |  | Internal Sync Loopback | 0x00 |
|  | $\begin{aligned} & \text { 0x1A } \\ & \text { to } \\ & 0 \times 1 F \end{aligned}$ | $\begin{aligned} & \hline 26 \text { to } \\ & 31 \end{aligned}$ |  |  |  | Reserved |  |  |  |  |  |

## AD9776/AD9778/AD9779

Table 11. SPI Register Description

| Register Name | Address |  | Name | Function | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hex | Decimal |  |  |  |
| Comm Register | 00 | 7 | SDIO Bidirectional | 0 : Use SDIO pin as input data only 1: Use SDIO as both input and output data | 0 |
|  | 00 | 6 | LSB/MSB First | 0 : First bit of serial data is MSB of data byte <br> 1: First bit of serial data is LSB of data byte | 0 |
|  | 00 | 5 | Software Reset | Bit must be written with a 1, then 0 to soft reset SPI register map | 0 |
|  | 00 | 4 | Power-Down Mode | 0 : All circuitry is active <br> 1: Disable all digital and analog circuitry, only SPI port is active |  |
|  | 00 | 3 | Auto Power-Down Enable | Controls auto power-down mode, see PowerDown and Sleep Modes section | 0 |
|  | 00 | 1 | PLL Lock (Read Only) | 0: PLL is not locked <br> 1: PLL is locked | 0 |
| Digital Control Register | 01 | 7:6 | Filter Interpolation Factor | $00: 1 \times$ interpolation 01:2xinterpolation 10:4×interpolation 11:8×interpolation | 00 |
|  | 01 | 5:2 | Filter Modulation Mode | See Table 19 for filter modes | 0000 |
|  | 01 | 0 | Zero Stuffing | 0 : Zero stuffing off 1:Zero stuffing on | 0 |
|  | 02 | 7 | Data Format | 0 : Signed binary <br> 1: Unsigned binary | 0 |
|  | 02 | 6 | Dual/Interleaved Data Bus Mode | 0 : Both input data ports receive data <br> 1: Data port 1 only receives data | 0 |
|  | 02 | 5 | Real Mode | 0 : Enable Q path for signal processing 1: DisableQ path data (intemal Q channel clocks disabled, I and Q modulators disabled) | 0 |
|  | 02 | 3 | Inverse Sinc Enable | 0 : Inverse sinc filter disabled <br> 1: Inverse sinc filter enabled | 0 |
|  | 02 | 2 | DATACLKInvert | 0: Output DATACLK same phase as intemal capture clock 1: Output DATACLK opposite phase as intemal capture clock | 0 |
|  | 02 |  | TxEnable Invert | Inverts the function of TxEnable Pin 39, see Interleaved Data Mode section | 0 |
|  | 02 | 0 | Q First | 0 : First byte of data is al ways I data at beginning of transmit <br> 1: First byte of data isalways $Q$ data at beginning of transmit |  |
| Sync Control Register | 03 | 7:6 | Data Clock Delay Mode | 00: Manual, no error correction | 00 |
|  | 03 | 5:4 | Extra Data Clock Divide Ratio | Data Clock Output Divider (see Table 22 for Divider Ratio) | 00 |
|  | 03 | 3:0 | Reserved |  | 000 |
|  | 04 | 7:4 | Data Clock Delay | Sets delay of DACCLK in to DATACLK out | 0000 |
|  | 04 | 3:1 | Output Sync Pulse Divide | Sets frequency of Sync_O pulses | 000 |
|  | 04 | 0 | Sync Out Delay | Sync Output Delay, Bit 4 |  |
|  | 05 | 7:4 | Sync Out Delay | Sync Output Delay, Bit <3:0> | 0 |
|  | 05 | 3:1 | Input Sync Pulse Frequency | Input Sync Pulse Frequency Divider, see the Sync Pulse Receiver (Slave Devices) section | 000 |
|  | 05 | 0 | Sync Input Delay | Sync Input Delay, Bit 4 | 0 |


| Register Name | Address |  | Name | Function | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hex | Decimal |  |  |  |
| Sync Control Register | 06 | 7:4 | Sync Input Delay | See Multi-DAC Synchronization section for details on using these registers to synchronize multipleDACs. | 0 |
|  | 06 | 3:0 | Input Sync Pulse Timing Error Tolerance |  | 0 |
|  | 07 | 7 | Sync Receiver Enable |  | 0 |
|  | 07 | 6 | Sync Driver Enable |  | 0 |
|  | 07 | 5 | Sync Triggering Edge |  | 0 |
|  | 07 | 4:0 | Sync I to Input Data Sampling Clock Offset |  | 0 |
| $\mathrm{P} \amalg$ Control | 08 | 7:2 | PLL Band Select | VCO frequency range vs. PLL band select value (see Table 17) | 110011 |
|  | 08 | 1:0 | VCO AGCGain Control | Lower number (low gain) is generally better for performance. | 11 |
|  | 09 | 7 | PLLEnable | 0 : PШ off, DAC rate clock supplied by outside source <br> 1: PLL on, DAC rate clock synthesized intemally from extemal reference clock via PLL clock multiplier | 0 |
|  | 09 | 6:5 | PLL VCO Divide Ratio | $\begin{aligned} & \text { FVCO/f } f_{\text {ACC }} \\ & 00 \times 1 \\ & 01 \times 2 \\ & 10 \times 4 \\ & 11 \times 8 \end{aligned}$ |  |
|  | 09 | 4:3 | PLL Loop Divide Ratio | $\begin{aligned} & f_{\text {DAd }} / f_{\text {REF }} \\ & 00 \times 2 \\ & 01 \times 4 \\ & 10 \times 8 \\ & 11 \times 16 \end{aligned}$ |  |
|  | 09 | 2:0 | PLL Bias Setting | Always set to 111 | 111 |
| Misc Control | OA OA | $\begin{aligned} & 7: 5 \\ & \text { 4:0 } \end{aligned}$ | PLL Control Voltage Range <br> PLL Loop Bandwidth Adjustment | 000 to 111, proportional to voltage at PLL loop filter output, readback only <br> See Pレ Loop Filter Bandwidth section for details |  |
| I DAC Control Register | OB | 7:0 | I DAC Gain Adjustment | (7:0) LSB slice of 10-bit gain setting word for IDAC | 11111001 |
|  | OC | 7 | I DACSleep | 0 :IDAC on <br> 1:I DAC off | 0 |
|  | OC | 6 | I DACPower-Down | 0 :IDACon <br> 1: I DAC off | 0 |
|  | OC | 1:0 | I DACGain Adjustment | (9:8) MSB slice of 10-bit gain setting word for IDAC | 01 |
| Aux DAC1 Control Register | OD | 7:0 | Aux DAC1 Gain Adjustment | (7:0) LSB slice of 10-bit gain setting word for Aux DAC1 | 00000000 |
|  | OE | 7 | Aux DAC1 Sign | 0 : Positive <br> 1: Negative |  |
|  | OE | 6 | Aux DAC1 Current Direction | $\begin{aligned} & 0: \text { Source } \\ & 1: \text { Sink } \end{aligned}$ | 0 |
|  | OE | 5 | Aux DAC1 Power-Down | 0 : Aux DACl on <br> 1: AuxDAC1 off | 0 |
|  | OE | 1:0 | Aux DAC1 Gain Adjustment | (9:8) MSB slice of 10 bit gain setting word for Aux DAC1 | 00 |

## AD9776/AD9778/AD9779

| Register Name | Address |  | Name | Function | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hex | Decimal |  |  |  |
| QDACControl Register | OF | 7:0 | Q DAC Gain Adjustment | (7:0) LSB slice of 10-bit gain setting word for Q DAC | 11111001 |
|  | 10 | 7 | Q DACSleep | 0 : Q DAC on 1: Q DACoff | 0 |
|  | 10 | 6 | Q DAC Power-Down | 0: Q DAC on <br> 1: Q DAC off | 0 |
|  | 10 | 1:0 | Q DAC Gain Adjustment | (9:8) MSB slice of 10-bit gain setting word forQ DAC |  |
| Aux DAC2 Control Register | 11 | 7:0 | Aux DAC2 Gain Adjustment | (7:0) LSB slice of 10-bit gain setting word for Aux DAC2 | 00000000 |
|  | 12 | 7 | Aux DAC2 Sign | 0 : Positive <br> 1: Negative |  |
|  | 12 | 6 | Aux DAC2 Current Direction | 0 : Source <br> 1: Sink | 0 |
|  | 12 | 5 | Aux DAC2 Power-Down | 0 : Aux DAC 2 on <br> 1: AuxDAC2 off | 0 |
|  | 12 | 1:0 | Aux DAC2 Gain Adjustment | (9:8) MSB slice of 10-bit gain setting word for Aux DAC2 | 00 |
| Interrupt Register |  |  | Sync Delay IRQ | Readback, must write 0 to clear | 0 |
|  | 19 | 6 |  |  | 0 |
|  | 19 | 5 |  |  | 0 |
|  | 19 | 3 |  |  | 0 |
|  | 19 | 2 | Sync Delay IRQ Enable |  | 0 |
|  | 19 | 1 |  |  | 0 |
|  | 19 | 0 | Intemal Sync Loopback |  | 0 |

## INTERPOLATION FILTER ARCHITECTURE

The AD9776/AD9778/AD9779 can provide up to $8 \times$ interpolation or disable the interpolation filters entirely. It is important to note that the input signal should be backed off by approximately 0.01 dB from full scale to avoid overflowing the interpolation filters. The coefficients of the low-pass filters and the inverse sinc filter are given in Table 12, Table 13, Table 14,and Table 15. Spectral plots for the filter responses are shown in Figure 54, Figure 55, and Figure 56.

Table 12. Halfband Filter 1

| Lower Coefficient | Upper Coefficient | Integer Value |
| :---: | :---: | :---: |
| H(1) | H(55) | -4 |
| H(2) | H(54) | 0 |
| H(3) | H(53) | 13 |
| H(4) | H(52) | 0 |
| H(5) | H(51) | -34 |
| H(6) | H(50) | 0 |
| H(7) | H(49) | 72 |
| H(8) | H(48) | 0 |
| H(9) | H(47) | -138 |
| H(10) | H(46) | 0 |
| H(11) | H(45) | 245 |
| H(12) | H(44) | 0 |
| H(13) | H(43) | -408 |
| H(14) | H(42) | 0 |
| $\mathrm{H}(15)$ | H(41) | 650 |
| H(16) | H(40) | 0 |
| H(17) | H(39) | -1003 |
| $\mathrm{H}(18)$ | H(38) | 0 |
| H(19) | H(37) | 1521 |
| H(20) | H(36) | 0 |
| H(21) | H(35) | -2315 |
| H(22) | H(34) | 0 |
| H(23) | H(33) | 3671 |
| H(24) | H(32) | 0 |
| H(25) | H(31) | -6642 |
| H(26) | H(30) | 0 |
| H(27) | H(29) | 20755 |
| H(28) |  | 32768 |

Table 13. Halfband Filter 2

| Lower Coefficient | Upper Coefficient | Integer Value |
| :--- | :--- | :--- |
| $H(1)$ | $H(23)$ | -2 |
| $H(2)$ | $H(22)$ | 0 |
| $H(3)$ | $H(21)$ | 17 |
| $H(4)$ | $H(20)$ | 0 |
| $H(5)$ | $H(19)$ | -75 |
| $H(6)$ | $H(18)$ | 0 |
| $H(7)$ | $H(16)$ | 238 |
| $H(8)$ | $H(15)$ | 0 |
| $H(9)$ | $H(14)$ | -660 |
| $H(10)$ | $H(13)$ | 0 |
| $H(11)$ |  | 2530 |
| $H(12)$ |  | 4096 |

Table 14. Halfband Filter 3

| Lower Coefficient | Upper Coefficient | Integer Value |
| :--- | :--- | :--- |
| $H(1)$ | $H(15)$ | -39 |
| $H(2)$ | $H(14)$ | 0 |
| $H(3)$ | $H(13)$ | 273 |
| $H(4)$ | $H(12)$ | 0 |
| $H(5)$ | $H(11)$ | -1102 |
| $H(6)$ | $H(10)$ | 0 |
| $H(7)$ | $H(9)$ | 4964 |
| $H(8)$ |  | 8192 |

Table 15. Inverse Sinc Filter

| Lower Coefficient | Upper Coefficient | Integer Value |
| :--- | :--- | :--- |
| $H(1)$ | $H(9)$ | 2 |
| $H(2)$ | $H(8)$ | -4 |
| $H(3)$ | $H(7)$ | 10 |
| $H(4)$ | $H(6)$ | -35 |
| $H(5)$ |  | 401 |



## AD9776/AD9778/AD9779



## AD9776/AD9778/AD9779



Figure 62. Interpolation/Modulation Combination of $f_{D A C} 8$ Filter


Figure 63. Interpolation/Modulation Combination of $2 f_{\text {DAC }} / 8$ Filter in Odd Mode


Figure 64. Interpolation/Modulation Combination of $3 f_{\text {DAC }} / 8$ Filter in Odd Mode

Shifted mode filter responses allow the pass band to be centered around $\pm 0.5, \pm 1.5, \pm 2.5$, and $\pm 3.5 \mathrm{f}_{\text {DATA }}$. Switching to the shifted mode response does not modulate the signal. Instead, the pass band is simply shifted. For example, picture the response shown in Figure 64 and assume the signal in-band is a complex signal over the bandwidth $3.2 \mathrm{f}_{\text {DATA }}$ to $3.3 \mathrm{f}_{\text {DATA }}$. If the even mode filter response is then selected, the pass band becomes centered at 3.5 fdata. However, the signal remains at the same place in the spectrum. The shifted mode capability allows the filter pass band to be placed anywhere in the DAC Nyquist bandwidth.

The AD9776/AD9778/AD9779 are dual DACs with internal complex modulators built into the interpolating filter response. In dual channel mode, the devices expect the real and the imaginary components of a complex signal at Digital Input Port 1 and Digital Input Port 2 (I and Q respectively). The DAC outputs then represent the real and imaginary components of the input signal, modulated by the complex carrier $\mathrm{f}_{\mathrm{DAC}} / 2$, $\mathrm{f}_{\mathrm{DAC}} / 4$, or $\mathrm{f}_{\mathrm{DAC}} / 8$.

With Reg. 2, Bit 6 set, the device accepts interleaved data on Port 1 in the I, Q, I, Q ... sequence. Note that in interleaved mode, the channel data rate at the beginning of the $I$ and the $Q$ data paths are now half the input data rate because of the interleaving. The maximum input data rate is still subject to the maximum specification of the device. This limits the synthesis bandwidth available at the input in interleaved mode.

With Reg. 0x02, Bit 5 (real mode) set, the Q channel and the internal I and Q digital modulation are turned off. The output spectrum at the I DAC then represents the signal at Digital Input Port 1 , interpolated by $1 \times, 2 \times, 4 \times$, or $8 \times$.

The general recommendation is that if the desired signal is within $\pm 0.4 \times \mathrm{f}_{\text {DATA }}$, the odd filter mode should be used. Outside of this, the even filter mode should be used. In any situation, the total bandwidth of the signal should be less than $0.8 \times \mathrm{f}_{\text {data }}$.

## AD9776/AD9778/AD9779

Table 16. Interpolation Filter Modes, (Reg. 0x01, Bits <5:2>)

| Interpolation <br> Factor <7:6> | Filter Mode <5:2> | Modulation | Nyquist Zone Pass Band | F_Low ${ }^{1}$ | Center ${ }^{1}$ | F_High ${ }^{1}$ | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 0x00 | DC | 1 | -0.05 | 0 | +0.05 | In 8xinterpolation; BW (min) |
| 8 | $0 \times 01$ | DCshifted | 2 | 0.0125 | 0.0625 | 0.1125 | $=0.0375 \times \mathrm{f}_{\text {DAC }} \mathrm{BW}($ max $)=$ |
| 8 | $0 \times 02$ | F/8 | 3 | 0.075 | 0.125 | 0.175 | $0.1 \times \mathrm{f}_{\text {daC }}$ |
| 8 | $0 \times 03$ | F/8 shifted | 4 | 0.1375 | 0.1875 | 0.2375 |  |
| 8 | $0 \times 04$ | F/4 | 5 | 0.2 | 0.25 | 0.3 |  |
| 8 | $0 \times 05$ | F/4 shifted | 6 | 0.2625 | 0.3125 | 0.3625 |  |
| 8 | $0 \times 06$ | 3F/8 | 7 | 0.325 | 0.375 | 0.425 |  |
| 8 | $0 \times 07$ | 3F/8 shifted | 8 | 0.3875 | 0.4375 | 0.4875 |  |
| 8 | $0 \times 08$ | F/2 | -8 | -0.55 | -0.5 | -0.45 |  |
| 8 | $0 \times 09$ | F/2 shifted | -7 | -0.4875 | -0.4375 | -0.3875 |  |
| 8 | $0 \times 0 \mathrm{~A}$ | -3F/8 | -6 | -0.425 | -0.375 | -0.343 |  |
| 8 | OxOB | -3F/8 shifted | -5 | -0.3625 | -0.3125 | -0.2625 |  |
| 8 | 0x0C | -F/4 | -4 | -0.3 | -0.25 | -0.2 |  |
| 8 | OXOD | -F/4 shifted | -3 | -0.2375 | -0.1875 | -0.1375 |  |
| 8 | 0x0E | -F/8 | -2 | -0.175 | -0.125 | -0.075 |  |
| 8 | Ox0F | -F/8shifted | -1 | -0.1125 | -0.0625 | -0.0125 |  |
| 4 | 0x00 | DC | 1 | -0.1 | 0 | +0.1 | In 4×interpolation; BW (min) |
| 4 | $0 \times 01$ | DCshifted | 2 | 0.025 | 0.125 | 0.225 | $=0.075 \times f_{\text {DAC }} \mathrm{BW}(\max )=$ |
| 4 | $0 \times 02$ | F/4 | 3 | 0.15 | 0.25 | 0.35 | $0.2 \times \mathrm{f}_{\text {DAC }}$ |
| 4 | $0 \times 03$ | F/4 shifted | 4 | 0.275 | 0.375 | 0.475 |  |
| 4 | 0x04 | F/2 | -4 | -0.6 | -0.5 | -0.4 |  |
| 4 | $0 \times 05$ | F/2 shifted | -3 | -0.475 | -0.375 | -0.275 |  |
| 4 | $0 \times 06$ | -F/4 | -2 | -0.35 | -0.25 | -0.15 |  |
| 4 | 0x07 | -F/4 shifted | -1 | -0.225 | -0.125 | -0.025 |  |
| 2 | 0x00 | DC | 1 | -0.2 | 0 | 0.2 | In 2xinterpolation; BW (min) |
| 2 | $0 \times 01$ | DCshifted | 2 | 0.05 | 0.25 | 0.45 | $=0.15 \times \mathrm{f}_{\text {DAC }} \mathrm{BW}($ max $)=$ |
| 2 | $0 \times 02$ | F/2 | -2 | -0.7 | -0.5 | -0.3 | $0.4 \times \mathrm{f}_{\text {DAC }}$ |
| 2 | $0 \times 03$ | F/2 shifted | -1 | -0.45 | -0.25 | -0.05 |  |

[^1]
## INTERPOLATION FILTER MINIMUM AND MAXIMUM BANDWIDTH SPECIFICATIONS

The AD977x uses a novel interpolation filter architecture that allows DAC IF frequencies to be generated anywhere in the spectrum. Figure 65 shows the traditional choice of DAC IF output bandwidth placement. Note that there are no possible filter modes in which the carrier can be placed near $0.5 \times \mathrm{f}_{\text {DATA }}$, $1.5 \times \mathrm{f}_{\text {DATA }}, 2.5 \times \mathrm{f}_{\text {DATA }}$, etc.


Figure 65. Traditional Bandwidth Options for TxDAC Output IF
The filter architecture not only allows the interpolation filter pass bands to be centered in the middle of the input Nyquist zones (as explained in this section), but also allows the possibility of a $3 \times \mathrm{f}_{\text {DAC }} / 8$ modulation mode. With all of these filter combinations, a carrier of given bandwidth can be placed anywhere in the spectrum and fall into a possible pass band of the interpolation filters. The possible bandwidths accessible with the filter architecture are shown in Figure 66 and Figure 67. Note that the shifted and nonshifted filter modes are all accessible by programming the filter mode for the particular interpolation rate.


Figure 66. Nonshifted Bandwidths Accessible with the Filter Architecture


Figure 67. Shifted Bandwidths Accessible with the Filter Architecture
With this filter architecture, a signal placed anywhere in the spectrum is possible. However, the signal bandwidth is limited by the input sample rate of the DAC and the specific placement of the carrier in the spectrum. The bandwidth restriction resulting from the combination of filter response and input sample rate is often referred to as the synthesis bandwidth, since this is the largest bandwidth that the DAC can synthesize.

The maximum bandwidth condition exists if the carrier is placed directly in the center of one of the filter pass bands. In this case, the total 0.1 dB bandwidth of the interpolation filters is equal to $0.8 \times \mathrm{f}_{\text {data }}$. As Table 16 shows, the synthesis bandwidth as a fraction of DAC output sample rate drops by a factor of 2 for every doubling of interpolation rate. The minimum bandwidth condition exists, for example, if a carrier is placed at $0.25 \times \mathrm{f}_{\text {data }}$. In this situation, if the nonshifted filter response is enabled, the high end of the filter response cuts off at $0.4 \times \mathrm{f}_{\text {DATA }}$, thus limiting the high end of the signal bandwidth. If the shifted filter response is enabled instead, then the low end of the filter response cuts off at $0.1 \times \mathrm{f}_{\text {DATA }}$, thus limiting the low end of the signal bandwidth. The minimum bandwidth specification that applies for a carrier at $0.25 \times \mathrm{f}_{\text {DATA }}$ is therefore $0.3 \times \mathrm{f}_{\text {DATA }}$. The minimum bandwidth behavior is repeated over the spectrum for carriers placed at $( \pm n \pm 0.25) \times f_{\text {DATA }}$, where $n$ is any integer.

## DRIVING THE DACCLK INPUT

The DACCLK input requires a low jitter differential drive signal. It is a PMOS input differential pair powered from the 1.8 V supply, therefore,
it is important to maintain the specified 400 mV input common-mode voltage. Each input pin can safely swing from 200 mV p-p to 1 V p-p about the 400 mV common-mode voltage. While these input levels are not directly LVDScompatible, DACCLK can be driven by an offset ac-coupled LVDS signal, as shown in Figure 68.

## AD9776/AD9778/AD9779



Figure 68. LVDS DACCLK Drive Circuit
If a clean sine clock is available, it can be transformer-coupled to DACCLK, as shown in Figure 68. Use of a CMOS or TTL clock is also acceptable for lower sample rates. It can be routed through a CMOS to LVDS translator, then ac-coupled, as described in this section. Alternatively, it can be transformercoupled and clamped, as shown in Figure 69.


Figure 69. TTL or CMOS DACCLK Drive Circuit
A simple bias network for generating VCM is shown in Figure 70. It is important to use CVDD18 and CGND for the clock bias circuit. Any noise or other signal that is coupled onto the clock is multiplied by the DAC digital input signal and can degrade the DAC's performance.


Figure 70. DACCLK VCM Generator Circuit

## Internal PLL Clock Multiplier/Clock Distribution

The internal clock structure on the devices allows the user to drive the differential clock inputs with a clock at $1 \times$ or an integer multiple of the input data rate or at the DAC output sample rate. An internal PLL provides input clock multiplication and provides all the internal clocks required for the interpolation filters and data synchronization.

The internal clock architecture is shown in Figure 71. The reference clock is the differential clock at Pins 5 and 6. This clock input can be run differentially or singled-ended by driving Pin 5 with a clock signal and biasing Pin 6 to the midswing point of the signal at Pin 5. The clock architecture can be run in the following configurations:

1. PLL Enabled (Reg. 0x09, Bit $7=1$ ). The PLL enable switch shown in Figure 71 is connected to the junction of the N1 dividers (PLL VCO divide ratio) and N2 dividers (PLL loop divide ratio). Divider N3 determines the interpo-
lation rate of the DAC, and the ratio N3/N2 determines the ratio of reference clock/input data rate. The VCO runs optimally over the range of 1.0 GHz to 2.0 GHz , so that N1 keeps the speed of the VCO within this range, although the DAC sample rate can be lower. The loop filter components are entirely internal and no external compensation is necessary.
2. PLL Disabled (Reg. $0 \times 09$, Bit $7=0$ ). The PLL enable switch shown in Figure 71 is connected to the reference clock input. The differential reference clock input is the same as the DAC output sample rate. N3 determines the interpolation rate.


Figure 71. Internal Clock Architecture
Table 17. VCO Frequency Range vs. PLL Band Select Value

| Typical PLL Lock Ranges |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PLL Band Select | VCO Frequency Range in MHz |  |  |  |
|  | Typ at $25^{\circ} \mathrm{C}$ |  | Typ over Temp |  |
|  | flow | $\mathbf{f}_{\text {HIGH }}$ | flow | $\mathrm{f}_{\mathrm{HIGH}}$ |
| 111111 (63) | Auto Mode |  |  |  |
| 111110 (62) | 2056 | 2170 | 2105 | 2138 |
| 111101 (61) | 2002 | 2113 | 2048 | 2081 |
| 111100 (60) | 1982 | 2093 | 2029 | 2061 |
| 111011 (59) | 1964 | 2075 | 2010 | 2043 |
| 111010 58) | 1947 | 2057 | 1992 | 2026 |
| 111001 (57) | 1927 | 2037 | 1971 | 2006 |
| 111000 (56) | 1907 | 2016 | 1951 | 1986 |
| 110111 (55) | 1894 | 2003 | 1936 | 1972 |
| 110110 (54) | 1872 | 1981 | 1913 | 1952 |
| 110101 (53) | 1852 | 1960 | 1892 | 1931 |
| 110100 (52) | 1841 | 1948 | 1881 | 1920 |
| 110011 (51) | 1816 | 1923 | 1855 | 1895 |
| 110010 (50) | 1796 | 1903 | 1835 | 1874 |
| 110001 (49) | 1789 | 1895 | 1828 | 1867 |
| 110000 (48) | 1764 | 1871 | 1803 | 1844 |
| 101111 (47) | 1746 | 1853 | 1784 | 1826 |
| 101110 (46) | 1738 | 1842 | 1776 | 1815 |
| 101101 (45) | 1714 | 1820 | 1752 | 1794 |
| 101100 (44) | 1700 | 1804 | 1737 | 1779 |


| Typical PLL Lock Ranges |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PLL Band Select | VCO Frequency Range in $\mathbf{M H z}$ |  |  |  |
|  | Typ at $25^{\circ} \mathrm{C}$ |  | Typ over Temp |  |
|  | flow | $\mathrm{f}_{\text {HIGH }}$ | flow | $\mathrm{f}_{\text {HIGH }}$ |
| 101011(43) | 1689 | 1790 | 1726 | 1764 |
| 101010 (42) | 1657 | 1757 | 1695 | 1734 |
| 101001 (41) | 1641 | 1738 | 1679 | 1714 |
| 101000 (40) | 1610 | 1707 | 1649 | 1684 |
| 100111 (39) | 1597 | 1689 | 1635 | 1666 |
| 100110 (38) | 1568 | 1661 | 1607 | 1639 |
| 100101 (37) | 1553 | 1641 | 1592 | 1617 |
| 100100 (36) | 1525 | 1613 | 1562 | 1592 |
| 100011 (35) | 1511 | 1595 | 1548 | 1572 |
| 100010 (34) | 1484 | 1570 | 1519 | 1549 |
| 100001 (33) | 1470 | 1552 | 1506 | 1528 |
| 100000 (32) | 1441 | 1525 | 1474 | 1504 |
| 011111 (31) | 1429 | 1509 | 1463 | 1487 |
| 011110 (30) | 1403 | 1485 | 1433 | 1464 |
| 011101 (29) | 1390 | 1469 | 1422 | 1447 |
| 011100 (28) | 1362 | 1443 | 1391 | 1423 |
| 011011 (27) | 1352 | 1429 | 1380 | 1407 |
| 011010 (26) | 1325 | 1405 | 1352 | 1385 |
| 011001 (25) | 1314 | 1390 | 1340 | 1369 |
| 011000 (24) | 1290 | 1368 | 1315 | 1350 |
| 010111 (23) | 1276 | 1351 | 1302 | 1332 |
| 010110 (22) | 1253 | 1331 | 1277 | 1313 |
| 010101 (21) | 1239 | 1313 | 1264 | 1295 |
| 010100 (20) | 1183 | 1255 | 1205 | 1240 |
| 010011 (19) | 1204 | 1275 | 1227 | 1259 |
| 010010 (18) | 1151 | 1221 | 1172 | 1207 |
| 010001 (17) | 1171 | 1240 | 1193 | 1224 |
| 010000 (16) | 1148 | 1218 | 1170 | 1204 |
| 001111 (15) | 1137 | 1204 | 1159 | 1189 |
| 001110 (14) | 1116 | 1184 | 1137 | 1170 |
| 001101 (13) | 1106 | 1171 | 1127 | 1157 |
| 001100 (12) | 1086 | 1152 | 1106 | 1138 |
| 001011 (11) | 1075 | 1138 | 1095 | 1124 |
| 001010 (10) | 1055 | 1119 | 1075 | 1106 |
| 001001 (9) | 1045 | 1107 | 1065 | 1093 |
| 001000 (8) | 1027 | 1090 | 1047 | 1076 |
| 000111 (7) | 1016 | 1076 | 1034 | 1062 |
| 000110 (6) | 998 | 1059 | 1016 | 1046 |
| 000101 (5) | 987 | 1046 | 1005 | 1032 |
| 000100 (4) | 960 | 1017 | 977 | 1004 |
| 000011 (3) | 933 | 989 | 949 | 976 |
| 000010 (2) | 908 | 962 | 923 | 950 |
| 000001 (1) | 883 | 936 | 898 | 925 |
| 000000 (0) | 859 | 911 | 873 | 899 |

## VCO Frequency Ranges

Because the PLL band covers greater than a $2 \times$ frequency range, there can be two options for the PLL band select: one at the low end of the range and one at the high end of the range. Under these conditions, the VCO phase noise is optimal when the user selects the band select value corresponding to the high end of the frequency range. Figure 72 shows how the VCO bandwidth and the optimal VCO frequency varies with the band select value.

## PLL Loop Filter Bandwidth

The loop filter bandwidth of the PLL is programmed via SPI Reg. 0x0A, Bits $<4: 0\rangle$. Changing these values switches capacitors on the internal loop filter. No external loop filter components are required. This loop filter has a pole at $0(\mathrm{P} 1)$, and then a zero- (Z1) pole (P2) combination. Z1 and P2 occur within a decade of each other. The location of the zero pole is determined by Bit $<4: 0\rangle$. For a setting of 00000 , the zero pole occurs near 10 MHz . By setting Bits $\langle 4: 0>$ to 11111, the Z1/P2 combination can be lowered to approximately 1 MHz . The relationship between Bits $\langle 4: 0\rangle$ and the position of the zero pole between 1 MHz and 10 MHz is linear. The internal components are not low tolerance, however, and can drift by as much as $\pm 30 \%$.

For optimal performance, the bandwidth adjustment (Reg. 0x0A, Bits $\langle 4: 0>$ ) should be set to 11111 for all operating modes with PLL enabled. The PLL bias settings (Reg. 0x09, Bits $<2: 0>$ ) should be set to 111. The PLL control voltage (Reg. 0x0A, Bits $<7: 5>$ ) is read back and is proportional to the dc voltage at the internal loop filter output. With the PLL bias settings given in this section, the readback from the PLL control voltage should typically be 010 or possibly 001 or 011. Anything outside of this range indicates that the PLL is not operating correctly.


## AD9776/AD9778/AD9779



Figure 73. Typical PLL Band Select vs. Frequency over Temperature
The AD977x has an autosearch feature that can be used to determine the optimal settings for the PLL. To enable the autosearch mode, set Reg. 0x08, Bits $<7: 2>$ to 11111 b, and read back the value from Reg. 0x08, Bits $<7: 2>$. Autosearch mode is intended to find the optimal PLL settings only, after which the same settings should be applied in manual mode. It is not recommended that the PLL be set to autosearch mode during regular operation.

## FULL-SCALE CURRENT GENERATION

## Internal Reference

Full-scale current on the I DAC and Q DAC can be set from 8.66 mA to 31.66 mA . Initially, the 1.2 V band gap reference is used to set up a current in an external resistor connected to I120 (Pin 75). A simplified block diagram of the reference circuitry is shown in Figure 74. The recommended value for the external resistor is $10 \mathrm{k} \Omega$, which sets up an $\mathrm{I}_{\text {reference }}$ in the resistor of $120 \mu \mathrm{~A}$, which in turn provides a DAC output fullscale current of 20 mA . Because the gain error is a linear function of this resistor, a high precision resistor improves gain matching to the internal matching specification of the devices. Internal current mirrors provide a current-gain scaling, where I DAC or Q DAC gain is a 10 -bit word in the SPI port register (Reg. $0 x 0 \mathrm{~A}, 0 \mathrm{x} 0 \mathrm{~B}, 0 \mathrm{x} 0 \mathrm{E}$, and 0 x 0 F ). The default value for the DAC gain registers gives an $\mathrm{I}_{\mathrm{FS}}$ of approximately 20 mA , where $I_{F S}$ is equal to

$$
\frac{1.2 V}{R} \times\left(\frac{27}{12}+\left(\frac{6}{1024} \times D A C \text { gain }\right)\right) \times 32
$$



Figure 74. Reference Circuitry


Figure 75. IFs vs. DAC Gain Code

## Auxiliary DACS

Two auxiliary DACs are provided on the AD977x. The full-scale output current on these DACs is derived from the 1.2 V band gap reference and external resistor. The gain scale from the reference amplifier current $I_{\text {reference }}$ to the auxiliary DAC reference current is 16.67 with the auxiliary DAC gain set to full scale (10-bit values, SPI Reg. 0x0C, 0x0D, 0x10, and 0x11), this gives a full-scale current of approximately 2 mA for auxiliary DAC1 and auxiliary DAC2. The auxiliary DAC outputs are not differential. Only one side of the auxiliary DAC ( P or N ) is active at one time. The inactive side goes into a high impedance state ( $>100 \mathrm{k} \Omega$ ). In addition, the P or N outputs can act as current sources or sinks. The control of the P and N side for both auxiliary DACs is via Reg. 0x0E and 0 x 10 ,
Bits $\langle 7: 6\rangle$. When sourcing current, the output compliance voltage is 0 V to 1.6 V ; when sinking current, the output compliance voltage is 0.8 V to 1.6 V .

The auxiliary DACs can be used for local oscillator (LO) cancellation when the DAC output is followed by a quadrature modulator. A typical DAC-to-quadrature modulator interface is shown in Figure 76. Often, the input common-mode voltage for the modulator is much higher than the output compliance range of the DAC, so that ac coupling is necessary. If the required com-mon-mode input voltage on the quadrature modulator matches that of the DAC, then the ac coupling capacitors can be removed. The input referred dc offset voltage of the quadrature modulator (and the DAC output offset voltage mismatch) can result in LO feedthrough on the modulator output, thus degrading system performance. If the configuration of Figure 76 is used, the auxiliary DACs can be used to compensate for this dc offset, thus reducing LO feedthrough. A low-pass or band-pass filter is recommended when spurious signals from the DAC (distortion and DAC images) at the quadrature modulator inputs can affect the system performance. This filter should be placed at the quadrature modulator inputs.


Figure 76. Typical Use of Auxiliary DACs

## POWER DISSIPATION

Figure 77 to Figure 85 show the power dissipation of the 1.8 V and 3.3 V digital and clock supplies in single DAC and dual DAC modes. In addition to this, the power dissipation/current of the 3.3 V supply (mode and speed independent) in single DAC mode is $102 \mathrm{~mW} / 31 \mathrm{~mA}$. In dual DAC mode, this is $182 \mathrm{~mW} / 51 \mathrm{~mA}$.


Figure 77. Power Dissipation, I Data Only, Single DAC Mode


Figure 78. Power Dissipation, Dual DAC Mode


Figure 79. Power Dissipation, Digital 1.8 V Supply, I Data Only, Real Mode, Does Not Include Zero Stuffing


Figure 80. Power Dissipation, Clock 1.8 V Supply, I Data Only, Real Mode, Includes Modulation Modes, Does Not Include Zero Stuffing


Figure 81. Digital 3.3 V Supply, I Data Only, Real Mode, Includes Modulation Modes and Zero Stuffing


Figure 82. Power Dissipation, Digital 1.8 V Supply, I and Q Data, Dual DAC Mode, Does Not Include Zero Stuffing


Figure 83. Power Dissipation, Clock 1.8 V Supply, I and Q Data, Dual DAC Mode, Does Not Include Zero Stuffing


Figure 84. Digital 3.3 V Supply, I and Q Data, Dual DAC Mode


Figure 85. Power Dissipation of Inverse Sinc Filter

## POWER-DOWN AND SLEEP MODES

The AD977x has a variety of power-down modes, so that the digital engine, main TxDACs, or auxiliary DACs can be powered down individually or together. Via the SPI port, the main TxDACs can be placed in sleep or power-down mode. In sleep mode, the TxDAC output is turned off, thus reducing power dissipation. The reference remains powered on, however, so that recovery from sleep mode is very fast. With the powerdown mode bit set (Reg. 0x00, Bit 4), all analog and digital circuitry, including the reference, is powered down. The SPI port remains active in this mode. This mode offers more substantial power savings than sleep mode, but the turn on time is much longer. The auxiliary DACs also have the capability to be programmed into sleep mode via the SPI port.

The auto power-down enable bit (Reg. 0x00, Bit 3) controls the power-down function for the digital section of the devices. The auto power-down function works in conjunction with the TXENABLE pin (Pin 39) according to the following:
TXENABLE $(\operatorname{Pin} 39)=$
0 : autopower-down enable $=$
0 : Flush data path with 0 s
1: Flush data for multiple DACCLK cycles; then automatically place the digital engine in power-down state. DACs, reference, and SPI port are not affected.
or TXENABLE $(\operatorname{Pin} 39)=$

## 1: Normal operation

If the TxEnable invert bit (Reg. 0x02, Bit 1 ) is set, the function of this TXENABLE pin is inverted.

## INTERLEAVED DATA MODE

The TxEnable bit is dual function. In dual port mode, it is simply used to power down the digital section of the devices. In interleaved mode, the IQ data stream is synchronized to TxEnable. Therefore, to achieve IQ synchronization, TxEnable should be held low until an I data word is present at the inputs to Data Port 1. If a DATACLK rising edge occurs while TxEnable is at a high logic level, IQ data becomes synchronized to the DATACLK output. TxEnable can remain high and the input IQ data remains synchronized. To be backwardscompatible with previous DACs from ADI, such as the AD9777 and AD9786, the user can also toggle TxEnable once during each data input cycle, thus continually updating the synchronization. If TxEnable is brought low and held low for multiple DACCLK cycles, then the devices flush the data in the interpolation filters, and shut down the digital engine after the filters are flushed. The amount of DACCLK cycles it takes to go into this power-down mode is then a function of the length of the equivalent $2 \times, 4 \times$, or $8 \times$ interpolation filter. The timing of TxEnable, I/Q select, filter flush, and digital power-down are shown in Figure 86.


The TxEnable function can be inverted by changing the status of Reg. 0x02, Bit 1. The other bit that controls IQ ordering is the Q-first bit (Reg. 0x02, Bit 0). With the Q-first bit reset to the default of 0 , the IQ pairing that is latched is the I1Q1, I2Q2, etc. With IQ first set to 1 , the first I data is discarded and the pairing is I2Q1, I3Q2, etc. Note that with IQ-first set, the I data is still routed to the internal I channel, the Q data is routed to the internal Q channel, and only the pairing changes.

## TIMING INFORMATION

Figure 87 to Figure 89 show some of the various timing possibilities when the PLL is enabled. The combination of the settings of N2 and N3 means that the reference clock frequency can be a multiple of the actual input data rate. Figure 87 to Figure 89 show, respectively, what the timing looks like when N2/N3 = 1 and 2.

In interleaved mode, set-up and hold times of DATACLK out to data in are the same as those shown in Figure 87 to Figure 89. It is recommended that any toggling of TxEnable occurs concurrently with the digital data input updating. In this way, timing margins between DATACLK, TxEnable, and digital input data are optimized.

Figure 89 shows the timing specifications when PLL is disabled. The reference clock is at the DAC output sample rate. In the example shown in Figure 89, if PLL is disabled, the interpolation is $4 \times$. The set-up and hold time for the input data are with respect to the rising edge of DATACLK out. Note that if Reg. 0x02, Bit 2 is set, DATACLK out is inverted so the latching clock edge becomes DATACLK out falling edge.


Figure 87. Timing Specifications, PLL Enabled, Reference Clock $=1 \times$ Input Sample Rate ${ }^{1}$

## AD9776/AD9778/AD9779



Figure 88. Timing Specifications, PLL Enabled, Reference Clock $=2 \times$ Input Sample Rate ${ }^{1}$


Figure 89. Timing Specifications, PLL Disabled, $4 \times$ Interpolation
${ }^{1}$ For an in-depth description of how TxDAC timing specifications are specified, please read Analog Devices, application note AN748, "Set-up and Hold Measurements in

High Speed CMOS Input DACs."

## Using Data Delay to Meet Timing Requirements

To meet strict timing requirements at input data rates of up to 250 MSPS, the AD977x has a fine timing feature. Fine timing adjustments can be made by programming values into the data clock delay register (Reg. 0x04, Bit $<7: 4>$ ). This register can be used to add delay between the DACCLK in and the DATACLK out. Figure 90 shows the default delay present when DATACLK delay is disabled. The disable function bit is found in Reg. 0x02, Bit 4 . Figure 91 shows the delay present when DATACLK delay is enabled and set to 0000 . Figure 92 indicates the delay when DATACLK delay is enabled and set to 1111 . Note that the set-up and hold times specified for data to DATACLK are defined for DATACLK delay disabled.


Figure 90. Delay from DACCLK to DATACLK with DATACLK Delay Disabled


Figure 91. Delay from DACCLK to DATACLK Out with DATACLK Delay $=0000$


Figure 92. Delay from DACCLK to DATACLK Out with DATACLK Delay $=1111$

The difference between the minimum delay shown in Figure 91 and the maximum delay shown in Figure 92 is the range programmable via the DATACLK delay register. The delay (in absolute time) when programming DATACLK delay between 0000 and 1111 is a linear extrapolation between these two figures. The typical delays per increment over temperature are shown in Table 18.

Table 18. Data Delay Line Typical Delays Over Temperature

| Delays | $\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ | $\mathbf{+ 2 5}^{\circ} \mathbf{C}$ | $\mathbf{+ 8 5}^{\circ} \mathbf{C}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Delay Between Disabled and | 370 | $\mathbf{4 1 6}$ | $\mathbf{4 3 2}$ | ps |
| Enabled |  |  |  |  |
| Average Delay per Increment | 171 | 183 | 197 | ps |

The frequency of DATACLK out depends on several programmable settings. Interpolation, zero stuffing, and interleaved/ dual port mode all have an effect on the DACCLK frequency. The divisor function between DACCLK and DATACLK is equal

## AD9776/AD9778/AD9779



Figure 93. DACCLK/Sync Output Timing
The sync output pulse must then be distributed from the master to all the slave devices. This might require that the user implement circuitry outside of the device that splits the LVDS signal. The splitter delivers the SYNC_O signal from the master to the multiple slave device SYNC_I pins. A block diagram of this implementation is shown in Figure 94. The equalization from the CLK source and SYNC_O to the DACCLK and sync inputs of the multiple AD977x devices is critical. For the multichip synchronization to operate correctly at maximum specified DAC sample rates, the DACCLK inputs must be phase aligned to $\pm 100 \mathrm{ps}$. The SYNC_I inputs must also be phase aligned to $\pm 100 \mathrm{ps}$. At lower DAC sample rates, this timing alignment can be relaxed.


Figure 95. Implementation of Sync Signal Distribution in Slave Mode


Figure 94. Implementation of Sync Signal Distribution in Master/Slave Mode

## Sync Pulse Receiver (Slave Devices)

The following description of SYNC_I on the slave devices also applies to the SYNC_I on the master device. The timing for SYNC_I on the master must match that of the slave devices. The SYNC_I pulses, referred to in Figure 94 and shown in more detail in Figure 96 are not restricted by their duty cycle. The only restriction is that each sync pulse remains high for at least one DACCLK cycle. However, the slave DAC receiving the sync pulse must know the speed of the input sync pulse.

The ratio of DACCLK to the SYNC_I speed is determined by the values of the input sync pulse frequency (Reg. 0x05, Bits $<3: 1>$ ), as shown in Table 22.

Table 22.

| Reg. 0x05, Bits <3:1> | Divider Ratio |
| :--- | :--- |
| 000 | DACCLK/32 (default) |
| 001 | DACCLK/16 |
| 010 | DACCLK/8 |
| 011 | DACCLK/4 |
| 100 | DACCLK/2 |
| 101 | Undefined |
| 110 | Undefined |
| 111 | Undefined |

## Internal Synchronization in Slave Devices

The internal timing functions in the slave device are shown in Figure 96. The duty cycle of the SYNC_I signal is not restricted to $50 \%$. The minimum restriction on duty cycle for SYNC_I is that it stays high for at least one full DACCLK cycle. Figure 96 shows two possible SYNC_I signals: one with a $50 \%$ duty cycle and another one with a minimum duty cycle. More details on SYNC_I timing restriction are given in the SYNC_I Timing Restrictions section.

DACCLK samples SYNC_I and generates the internal sync signal (SYNC_I_int). The period of SYNC_I_int is always DACCLK/32. If the rate of SYNC_I is greater than DACCLK/32, the extra pulses are stripped off. Figure 96 shows that the SYNC_I period = DACCLK/16, so that every other SYNC_I pulse is stripped. DACCLK_SMP is an internal signal, equal in frequency to the DACCLK/interpolation rate. DACCLK_SMP is synthesized by DACCLK, but synchronized by SYNC_I. Note that there is also a programmable delay (sync input delay) between SYNC_I_int and DACCLK_SMP. This programmable delay adds even more flexibility to the timing interface. Figure 96 shows that the interpolation is set to $8 \times$ (DACCLK_SMP rate is $1 / 8$ that of DACCLK).


Figure 96. Internal and External Timing for Master or Slave Device

## AD9776/AD9778/AD9779



Figure 97. Simplified Internal Synchronization Logic

## SYNC_I Timing Restrictions

The AD977x can register timing errors for the SYNC_I signals. The block diagram for this synchronization logic is shown in Figure 94, which is very similar to the data input synchronization circuit shown in Figure 95. The difference is that the
circuit shown in Figure 95 uses the DACCLK to properly register SYNC_I. The delay is programmable by Reg. 0x06, Bits $<3: 0>$. IRQ is registered in Reg. 0x19, Bit 6.

## AD9776/AD9778/AD9779

## EVALUATION BOARD OPERATION

The AD977x evaluation board is designed to optimize the DAC performance and the speed of the digital interface while remaining user friendly. To operate the board, the user needs a power source, a clock source, and a digital data source. The user also needs a spectrum analyzer or an oscilloscope to look at the DAC output. The diagram in Figure 98 illustrates the test setup. A sine or square wave clock works well as a clock source. The dc offset on the clock is not a problem, since the clock is accoupled on the evaluation board before the DACCLK inputs. All necessary connections to the evaluation board are shown in more detail in Figure 99.

The evaluation board comes with software that allows the user to program the SPI port. Via the SPI port, the devices can be programmed into any of its various operating modes. When first operating the evaluation board, it is useful to start with a simple configuration, that is, a configuration in which the SPI port settings are as close as possible to the default settings. The default software window is shown in Figure 100. The arrows indicate which settings need to be changed for an easy first time evaluation. Note that this implies that the PLL is not being used and that the clock being used is at the speed of the DAC output sample rate. For a more detailed description of how to use the PLL, see the PLL Loop Filter Bandwidth section.


Figure 98. Typical Test Setup


Figure 99. AD977x Evaluation Board Showing all Connections

## AD9776/AD9778/AD9779



Figure 100. SPI Port Software Window

The default settings for the evaluation board allow the user to view the differential outputs through a transformer that converts the DAC output signal to a single-ended signal. On the evaluation board, these transformers are designated $\mathrm{T} 1 \mathrm{~A}, \mathrm{~T} 2 \mathrm{~A}$, T3A, and T4A. There are also four common-mode transformers on the board that are designated T1B, T2B, T3B, and T4B. The recommended operating setup is to place the transformer and common-mode transformer in series. A pair of transformers
and common-mode transformers are installed on each DAC output, so that the pairs can be set up in either order. As an example, for the frequency range of dc to 30 MHz , it is recommended that the transformer is placed right after the DAC. Above DAC output frequencies of 30 MHz , it is recommended that the common-mode transformer is placed right after the DAC outputs, followed by the transformer.

## MODIFYING THE EVALUATION BOARD TO USE THE AD8349 ON-BOARD QUADRATURE MODULATOR

The evaluation board contains an Analog Devices AD8349 quadrature modulator. The AD977x and AD8349 provide an easy-to-interface DAC/modulator combination that can be easily evaluated on the evaluation board. To route the DAC output signal to the quadrature modulator, the following jumper settings must be made:

Unsoldered: JP14, JP15, JP16, JP17
Soldered: JP2, JP3, JP4, JP8
The DAC output area of the evaluation board is shown in Figure 101. The jumpers that need to be changed to use the AD8349 are circled. Also circled are the 5 V and GND connections for the AD8349.


Figure 101. Photo of Evaluation Board, DAC Output Area

## AD9776/AD9778/AD9779

EVALUATION BOARD SCHEMATICS


## AD9776/AD9778/AD9779



Figure 103. Evaluation Board, Rev. D, Circuitry Local to Devices

## AD9776/AD9778/AD9779



Figure 104. Evaluation Board, Rev. D, AD8349 Quadrature Modulator


Figure 105. Evaluation Board, Rev. D, DAC Clock Interface


Figure 106. Evaluation Board, Rev. D, Digital Input Buffers


Figure 107. Evaluation Board, On-Board Voltage Regulators


Figure 108. Evaluation Board, Rev. D, Top Silk Screen


Figure 109. Evaluation Board, Rev. D, Top Layer


Figure 110. Evaluation Board, Rev. D, Layer 2


Figure 111. Evaluation Board, Rev. D, Layer 3

## AD9776/AD9778/AD9779



Figure 112. Evaluation Board, Rev. D, Bottom Layer


Figure 113. Evaluation Board, Rev. D, Bottom Silkscreen

## OUTLINE DIMENSIONS



Figure 114. 100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP] (SV-100-3)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9776BSVZ |  |  |  |
| AD9776BSVZRL |  |  |  |
| AD9778BSVZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 100-lead TQFP_EP | SV-100-3 |
| AD9778BSVZRL $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 100-lead TQFP_EP | SV-100-3 |
| AD9779BSVZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 100 -lead TQFP_EP | SV-100-3 |
| AD9779BSVZRL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 100-lead TQFP_EP | SV-100-3 |
| AD9776-EB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 100-lead TQFP_EP | SV-100-3 |
| AD9778-EB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 100-lead TQFP_EP | SV-100-3 |
| AD9779-EB |  | Evaluation Board |  |

${ }^{1} \mathrm{Z}=$ Pb-free part.

## AD9776/AD9778/AD9779

## NOTES


[^0]:    ${ }^{1}$ Guaranteed at $25^{\circ} \mathrm{C}$. Can drift above $120 \Omega$ at temperatures above $25^{\circ} \mathrm{C}$.
    ${ }^{2}$ When using the P , a minimum 1 V swing is recommended.
    ${ }^{3}$ Typical maximum clock rate when DVDD18 $=$ CVDD18 $=1.9 \mathrm{~V}$.

[^1]:    ${ }^{1}$ Frequency normalized to fod

