



XRT6166 Co Directional Digital Data Processor

General Description:

The XR-T6166 is a CMOS device which contains the digital circuitry necessary to interface both directions of a 64kbps data stream to 2.048Mbps transmit and receive PCM time-slots. The XR-T6166 and the companion XR-T6164 line interface chip together form a CCITT G.703 compliant 64kbps co directional interface.

The XR-T6166 contains separate transmit and receive sections. The transmitter transforms 8 bit serial data from a

2.048Mbps time-slot into an encoded 64kbps data stream. The receiver, which performs the reverse operation, decodes the 64kbps data, extracts a clock signal, and then outputs the data to a 2.048Mbps time-slot. The XR-T6166 provides features which allow the repetitions and deletions of both received and transmitted data as clock skews and transients occur.

These slip occurrences are indicated by byte insertion and deletion flags. Outputs are also provided for extracted receive clock and clock recovery circuit loss of lock.

Key Features:

- Low Power CMOS Technology
- All Receiver and Transmitter Inputs and Outputs are TTL Compatible
- Transmitter Inhibits Bipolar Violation Insertion for Transmission of Alarm Conditions






Figure 1. XR-T6166 Transmitter Section Block Diagram




Figure 2. XR-T6166 Receiver Section Block Diagram

Legal Disclaimer: The content of the pages of this website is for your general information and use only. It is subject to change without notice. From time to time, this website may also include links to other websites. These links are provided for your convenience to provide further information. They do not signify that we endorse the website(s). We have no responsibility for the content of the linked website(s). Your use of any information or materials on this website is entirely at your own risk, for which we shall not be liable. It shall be your own responsibility to ensure that any products, services or information available through this website meet your specific requirements.



- Alarm Output Indicates Loss of Received Bipolar Violations
- Tolerance of 125ms Variance of Data Transfer Timing in Both Transmit and Receive Paths Allows Operation in
 - Plesiochronous Networks
- Both Receiver and Transmitter Perform Byte Insertion or Deletion in Response to Local Clock Slips and Provide Outputs Indicating Slip Logic Activity

Applications:

- CCITT G.703 Compliant 64kbps Codirectional Interface
- Performs the Digital and Analog Functions for a Complete 64kbps Data Adaption Unit (DAU) When Used With the XR-T6164

Related Products Information:

Mfr Part #	Farnell #	Newark #	Description
XRT6166CD-F	1798677	24R1709	Co directional Digital Data Processor - 28 Lead JEDEC SOIC
			package

